-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueBox Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
3D Packaging and Fan-Out Wafer-Level Packaging (FOWLP)
December 5, 2016 | John H. Lau, ASMEstimated reading time: 1 minute
Apple has been shipping their iPhone 7/7+ with their A10 application processor (AP) packaged by TSMC’s InFO (integrated fan-out) wafer-level packaging technology (or simply FOWLP) since September 2016. This is very significant, since Apple and TSMC are the “sheep leaders”. Once they used it, then many others will follow. Also, this means that FOWLP is not just only for packaging baseband, RF transceiver, PMIC (power management IC), audio codec, etc., it can also be used for packaging large (125mm2) SoCs (system-in-chips) and high-performance chips such as APs.
As a matter of fact, a long list of companies such as Apple, MetiaTek, HiSilicon, and Qualcomm are queuing for TSMC’s 10nm/7nm process technology and their fan-out packaging technology. Other companies such as Samsung are also working on fan-out technology for their and others' APs.
STATSChipPAC has been shipping more than 2-billion of FOWLP. ASE will be in volume (20,000 wafers per month) production of FOWLP by the end of 2016 SPIL will start volume production early 2017. PowerTech will start their panel-level fan-out packaging in Q2 2017.
With the popularity of SiPs (system-in-packages), fan-out (which can handle multiple dies) will be used more because the fan-in WLCSP (wafer-level chip scale package) can only handle single die.
In general, fan-out technology eliminates the wafer bumping, fluxing, flip chip assembly, cleaning, underfill dispensing and curing, and package substrate. Eventually, it will lead to a lower cost and profile packaging technology.
Recent advances in 3D IC integration (Hynix/Samsung’s HBM for AMD/NVIDIA’s GPU and Micron’s HMC for Intel’s Knights Landing CPU), 2.5D IC Integration (TSV-less interconnects and interposers), embedded 3D hybrid integration (of VCSEL, driver, serializer, polymer waveguide, etc.), and 3D MEMS/IC integration have been making impacts on the semiconductor advanced packaging.
On Monday, February 13, 2017, from 2:00 to 5:00 pm, I will give a professional development course, "3D Packaging and Fan-Out Wafer-Level Packaging" at IPC APEX EXPO to be held at the San Diego Conference Center. Topics include fan-out wafer/panel-level packaging; fan-out wafer/panel-level packaging formations; patents impacting the semiconductor packaging; RDL fabrications; 3D IC integration with TSVs; as well as semiconductor packaging trends, to name a few.
Suggested Items
Nanotechnology Market to Surpass $53.51 Billion by 2031
04/25/2024 | PRNewswireSkyQuest projects that the nanotechnology market will attain a value of USD 53.51 billion by 2031, with a CAGR of 36.4% over the forecast period (2024-2031).
Technica USA Presents Inaugural Supplier Alliance Award at IPC APEX EXPO 2024
04/24/2024 | Technica USADuring IPC APEX EXPO 2024, Technica USA took the opportunity to thank all of their supply partners that made the effort to join them for the exhibition in their booth, as well to all of our SMT partners that had their own booths, with the latest in automation and process technology.
IDTechEx Report Unveils 3D Electronics Status and Opportunities
04/22/2024 | PRNewswire3D electronics is an emerging manufacturing approach that enables electronics to be integrated within or onto the surface of objects. 3D electronic manufacturing techniques empower new features, including mass customizability, greater integration, and improved sustainability in the electronics industry.
IDTechEx Examines the Opportunities for Wearables in Digital Health
04/19/2024 | IDTechExIDTechEx’s report, “Digital Health and Artificial Intelligence 2024-2034: Trends, Opportunities, and Outlook”, covers this ongoing trend in the consumer health wearables market and includes analysis of the opportunities and roadmap for biometric monitoring.
Real Time with... IPC APEX EXPO 2024: Pluritec's Expansion and Growth in the North American Market
04/19/2024 | Real Time with...IPC APEX EXPONicola Doria, president of Pluritec, discusses the company's strategic focus on the North American market, their investment in a new sales organization, service expansion, and a new process integration line. The conversation also covers market response and future installations, as well as Pluritec's new partnership with IEC.