DB GlobalChip Deploys Cadence’s Spectre FX and AMS Designer, Accelerating IP Verification by 2X
June 22, 2023 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. announced that DB GlobalChip has deployed the Cadence Spectre FX Simulator, integrated with Spectre AMS Designer, to verify its crucial analog and mixed-signal IP, achieving a 2X improvement in performance with the required accuracy compared to their incumbent flow. The Cadence solution allowed DB GlobalChip to speed its IP development and verification cycles, accelerating time to market.
Meeting stringent design requirements for analog and mixed-signal IP while meeting customers’ timelines is a growing challenge. DB GlobalChip is continuously innovating its design methodologies to shorten design and verification cycles while meeting the desired accuracy of the results. DB GlobalChip successfully utilized the Spectre FX Simulator for its analog transistor-level designs and deployed the comprehensive mixed-signal simulation solution, Spectre AMS Designer, integrated with Spectre FX Simulator, to include digital control logic to account for analog/digital interaction effects with faster performance. The design team at DB GlobalChip leveraged the Cadence mixed-signal simulation solution’s out-of-the-box intuitive use model and comprehensive methodology support, which incorporates the Cadence Virtuoso® ADE Suite, providing comprehensive verification quality and coverage with significantly faster turnaround times to deliver IP to customers.
DB GlobalChip leveraged the Spectre FX Simulator's multicore architecture to parallelize simulations and easy-to-use preset options for accuracy performance tuning in their mixed-signal and transistor-level simulations. This allowed their design and verification teams to improve simulation turnaround time by utilizing available hardware resources without trading off accuracy.
“Complex analog and mixed-signal IP require very accurate FastSPICE simulations and a tight integration with the mixed-signal verification environment,” said Jeongtae Park, vice president at DB GlobalChip. “Our IP designers leveraged the intuitive use model and performance of Cadence’s comprehensive mixed-signal simulation solution and realized a 2X improvement in runtime and productivity while meeting stringent accuracy requirements.”
The Spectre FX Simulator and Spectre AMS Designer are part of the industry-leading Spectre Simulation Platform, which offers the only complete simulation solution with multiple solvers that enable a designer to move easily and seamlessly between circuit-, block- and system-level simulation and verification tasks. The Spectre Simulation Platform supports Cadence's Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
Indium Corporation to Showcase HIA Materials at ECTC
05/07/2024 | Indium CorporationAs an industry leader in innovative materials solutions for semiconductor packaging and assembly, Indium Corporation® will feature its advanced products designed to meet the evolving challenges of heterogeneous integration and assembly (HIA) and fine-pitch system-in-package (SiP) applications at the 74th Electronic Components and Technology Conference (ECTC), May 28‒31, in Denver, Colorado.
Siemens Delivers New Solido IP Validation Suite
05/07/2024 | SiemensSiemens Digital Industries Software introduced Solido™ IP Validation Suite software, a comprehensive, automated signoff solution for quality assurance across all design intellectual property (IP) types, including standard cells, memories and IP blocks.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/07/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Happy’s Tech Talk #28: The Power Mesh Architecture for PCBs
05/07/2024 | Happy Holden -- Column: Happy’s Tech TalkA significant decrease in HDI substrate production cost can be achieved by reducing the number of substrate layers from conventional through-hole multilayers and microvia multilayers of eight, 10, 12 (and more), down to four. Besides reducing direct processing steps, yield will increase as defect producing operations are eliminated.
Hirose Launches Solution Partner Network to Address Changing Design Challenges
05/06/2024 | HiroseHirose, a leader in the design and manufacturing of innovative connector solutions, has established a Solution Partner Network that enables OEMs to quickly explore product design, specialty IP, and component fulfillment options that best suit their needs.