3D Packaging and Fan-Out Wafer-Level Packaging (FOWLP)

Reading time ( words)

Apple has been shipping their iPhone 7/7+ with their A10 application processor (AP) packaged by TSMC’s InFO (integrated fan-out) wafer-level packaging technology (or simply FOWLP) since September 2016. This is very significant, since Apple and TSMC are the “sheep leaders”. Once they used it, then many others will follow. Also, this means that FOWLP is not just only for packaging baseband, RF transceiver, PMIC (power management IC), audio codec, etc., it can also be used for packaging large (125mm2) SoCs (system-in-chips) and high-performance chips such as APs.

As a matter of fact, a long list of companies such as Apple, MetiaTek, HiSilicon, and Qualcomm are queuing for TSMC’s 10nm/7nm process technology and their fan-out packaging technology. Other companies such as Samsung are also working on fan-out technology for their and others' APs.

STATSChipPAC has been shipping more than 2-billion of FOWLP. ASE will be in volume (20,000 wafers per month) production of FOWLP by the end of 2016 SPIL will start volume production early 2017. PowerTech will start their panel-level fan-out packaging in Q2 2017.

With the popularity of SiPs (system-in-packages), fan-out (which can handle multiple dies) will be used more because the fan-in WLCSP (wafer-level chip scale package) can only handle single die.

In general, fan-out technology eliminates the wafer bumping, fluxing, flip chip assembly, cleaning, underfill dispensing and curing, and package substrate. Eventually, it will lead to a lower cost and profile packaging technology.

Recent advances in 3D IC integration (Hynix/Samsung’s HBM for AMD/NVIDIA’s GPU and Micron’s HMC for Intel’s Knights Landing CPU), 2.5D IC Integration (TSV-less interconnects and interposers), embedded 3D hybrid integration (of VCSEL, driver, serializer, polymer waveguide, etc.), and 3D MEMS/IC integration have been making impacts on the semiconductor advanced packaging.

On Monday, February 13, 2017, from 2:00 to 5:00 pm, I will give a professional development course, "3D Packaging and Fan-Out Wafer-Level Packaging" at IPC APEX EXPO to be held at the San Diego Conference Center. Topics include fan-out wafer/panel-level packaging; fan-out wafer/panel-level packaging formations; patents impacting the semiconductor packaging; RDL fabrications; 3D IC integration with TSVs; as well as semiconductor packaging trends, to name a few.



Suggested Items

IPC’s Shawn Dubravac: COVID-19 Outbreak Accelerates Industry Shifts Already Under Way

05/21/2020 | Barry Matties, I-Connect007
On May 19, Barry Matties spoke with Shawn Dubravac, chief economist for IPC. While discussing other topics, Matties asked for Dubravac’s perspective on shifts in the market, who observed that the recessionary trend might be behind us; the markets are already showing recovery. Still, it could take a year or so to fully recover.

This Month in SMT007 Magazine: Indium Metal Forecast—Supply Chain Strong, Demand Continues to Grow

05/05/2020 | Donna Vareha-Walsh, Indium
Indium is a critical metal for the indium-tin oxide (ITO) market and other coating applications. Donna Vareha Walsh—director of sales and global supply chain and trade compliance at Indium Corporation—describes the plentiful global supply of indium and its recycling loop, examines indium’s history of price volatility and the market reactions from the recent Fanya Metal Exchange auction, and provides an overview of indium supply and demand drivers, as well as the impact of recycling efforts.

André Bodegom on European Challenges, Automation, and Automotive

12/02/2019 | Pete Starkey, I-Connect007
Editor Pete Starkey speaks with André Bodegom, managing director for Adeon Technologies in the Netherlands, about changes he has seen over the years in major industry sectors, challenges in the European market, and other areas of growth.

Copyright © 2021 I-Connect007. All rights reserved.