Reducing Warpage on BGAs During Rework

Reading time ( words)

One of the challenges associated with BGA rework has to do with effects of device warpage, which can cause undue shorts or opens post rework. The impact of a lead-free rework process, the continuous "thinning" of the BGA package as well as continued turnaround time pressures of rework all have led to increased propensity of this phenomenon to occur. While most of the failures in the rework process can be captured via visual or x-ray inspection, or some escapes in test can occur. For example, head-in-pillow defects can be caused by the process of the ball being “pulled” out of the oriented paste during the reflow profile. Too much warpage can also create stress on the solder ball joints and lead to reliability failures of the packages (Figure 1).


Figure 1: Typical rework profile and the potential impact of warpage at differing points.

Outside of opens and shorts in the reflowed and reworked BGA, there is a widely accepted analytical technique for measuring the degree of warpage. These measurements are made by coating the part with reflective paint and placing a sheet of low expansion quartz glass etched with equally spaced parallel lines parallel to the sample. A beam of light is then directed onto the quartz glass and the lines create a shadow on the top of the BGA package. When the package becomes warped a Moiré pattern is produced by the geometric interference between the lines on the quartz and the shadow of the lines on the surface. These fringe patterns then can be calibrated and are displayed as 3-D topographical part "map". A typical Shadow Moiré warpage output, from a modern measuring instrument, can be seen below (Figure 2). This method tries to emulate the behavior of the package through a thermal cycle.

Fig2-Wettermann-9Jan17.jpgFigure 2: Shadow Moiré output showing device warpage. (Courtesy: Akrometrix)

The difference among the components in the BGA (silicon die, the molding compound, substrate, etc.) causes thermal stresses due to the thermal expansion mismatch between the various components. A major reason for warping in area array plastic package is this coefficient of thermal expansion (CTE) mismatch. Using low-CTE advanced thermal materials, it is possible to tailor CTE, reducing this problem. Sometimes underfill is used to provide mechanical support and protection for the dieto-package interconnects. This can minimize thermal stress on the die due to CTE mismatch with the substrate materials.

As a result of the higher lead free processing temperatures in rework, device packages, initially constructed for lead bearing solders are subjected to greater thermal stresses and exhibit a greater propensity to warp. Some research has demonstrated that the impact of a higher processing temperature, versus the molding temperature, of the package material is a direct causal link to the amount of device warpage. As the device packaging for lead free products have become more stable, this impact has been lessened through material changes in typical BGA packages.

The thinning of area array packages, due to the increasing demand to make end devices more portable, has brought the average moisture sensitivity of device packages up. This makes devices more susceptible to thermal damage based on a given heat exposure time. The purpose of the MSD standard is to identify the moisture sensitivity level at a fixed reflow temperature. The user can then properly store and handle the devices, avoiding subsequent thermal/mechanical damage, during the assembly reflow attachment and/or repair operations. The thinning of the device bodies has moved them to higher MSD levels and shorter floor life, thereby exacerbating the warpage problem.

JEDEC Standard Qualification Levels

Time-to-market pressure for repair depots, as well as leaner inventories, have caused additional turnaround stress on PCB rework departments. Many times, this time pressure on BGA rework means taking short cuts when using hot air rework systems. Matching nozzle size to the BGA is important in minimizing the part warping during rework. Using too small of a nozzle requires all the heat to pass thru the part and into the solder joint. This can cause large temperature differentials and result in BGA warping.

There are several process conditions which need to be controlled in order that warped device packages do not become a problem. The greatest areas to control include: profile development, MSD controls and solder paste volume adjustments made during printing.

Good reflow profile management, in terms of extending the heating/cooling profiles longer, will minimize the impact of device warpage. Although this will impact throughput. During the cool down process, if you go too slowly, it will create coarse-grained structures in the solder joint. Additionally, the proper control of temperature differential, across the part during reflow by using a multizone bottomside heater, will reduce the warpage impact.

To read this entire article, which appeared in the January 2017 issue of SMT Magazine, click here.



Suggested Items

Five Key Components of an NPI Report

05/16/2019 | Neil Sharp, JJS Manufacturing
An NPI report is an opportunity for your contract manufacturer to highlight any outstanding issues that will need to be addressed for future builds. The information that your EMS partner provides can play a pivotal role in ensuring that they continue to deliver your products on time, within budget, and to the highest quality standards.

Ralf Wagenfuehr on Developing Rehm Thermal Systems' RDS Semico Oven

05/01/2019 | Barry Matties, I-Connect007
Ralf Wagenfuehr, plant manager of Rehm Thermal Systems, describes Rehm's new oven—the RDS Semico—and gives an in-depth analysis about how it was designed specifically with the semiconductor industry in mind. Ralf also discusses the semiconductor industry as a whole and outlines the company’s desire to gain market share in Taiwan and Korea in the upcoming year.

DSG: Breaking Ground on the Smart Factory Revolution

04/17/2019 | Barry Matties, I-Connect007
Mauro Dallora leads the I-Connect007 team through the Dongguan Somacis Graphic (DSG) PCB Co. Ltd. facility in China, lays out the company’s strategy for becoming an Industry 4.0 smart factory, and explains the current ongoing major expansion. Read about various topics in this factory tour and interview.

Copyright © 2019 I-Connect007. All rights reserved.