-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueIPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
The Cost of Rework
In this issue, we investigate rework's current state of the art. What are the root causes and how are they resolved? What is the financial impact of rework, and is it possible to eliminate it entirely without sacrificing your yields?
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
IPC Designers Council Orange Co. Chapter Holding Lunch ‘n’ Learn April 19
April 5, 2017 | Scott McCurdy, Freedom CAD ServicesEstimated reading time: 2 minutes
The Orange County Chapter of the IPC Designers Council is holding a Lunch ‘n’ Learn event on April 19 at JT Schmid’s Restaurant & Brewery in Anaheim. This meeting features two speakers and takes place from 11:30 am - 1:30 pm in the Regan Room at JT Schmid's.
The first speaker is Cuong Nguyen, Field Applications Engineering Manager with EDA Direct. His presentation is titled "High-Speed DDR4 Memory Design and Power Integrity Analysis: What designers need to know to achieve the best performance with DDR4."
DDR4 is an entirely new memory architecture with higher bandwidth, lower power consumption, and higher memory capacity. Incorporating DDR4 memory interfaces in today’s design poses many challenges for both the EE’s as well as the layout engineers. These high-speed interfaces require careful considerations in terms of optimizing the electrical signaling between sensitive components and to minimize the noise from high switching activities from the memory devices. Layout constraints must be carefully specified to ensure tight timing alignment for clock and strobe signals. In addition, the power distribution network (PDN) also became more fractured to support the many supplies required by current ASIC and FPGA devices. This, an insufficient decoupling for the supplies, can potentially create more noise, crosstalk, and increase the EMI in the system.
In this seminar, we will review the DDR4 architecture, routing topologies, signaling protocols, how it can be simulated on the PCB, and how to maximize PDN designs from a layout perspective. Based on the simulation results, optimizing trace routing, board stackup, component placements, connectors, terminations, and other tradeoffs can be implemented to maximize the performance of your design.
The second speaker is Ammar Abusham, Senior Applications Engineer with Mentor Graphics, presenting "Better PCB Design Using the Fabricator’s View: What designers need to know about DFM verification and its impact on your design." You are an experienced PCB designer using a good CAD flow. So why is it that what appears to be a good design to you and your layout tool always seems to raise a bunch of questions with your fabricator?
Well, the fabricator sees things differently than you. If you’re like most designers, you are very focused on designing a PCB to the electrical and form-factor specifications. And of course, you take pride in how clean your design looks. Your fabricator on the other hand, is mostly paying attention to those aspects of your design which affect yield, costs, and delivery. To avoid any unpleasant surprises in these areas, it might make sense to put yourself in your fabricator’s shoes for a moment and see some of the checking they will perform on your design data prior to committing it to fabrication. To do this, we’re going to step through a typical PCB fabrication process and identify where DFM issues are likely to show up and what the fabricator is looking for.
Reserve a spot on your calendar on Wednesday, April 19 from 11:30 am to 1:30 pm for this educational “Lunch ‘n Learn” meeting event.
Location
JT Schmid’s Restaurant & Brewery (in Regan’s Room)
2610 E. Katella Ave.
Anaheim, CA 92806
Google MAP to our meeting in Anaheim
Cost: $15 at the door to help cover the lunch cost. Please RSVP no later than noon on Tuesday, April 18.
To RSVP:
We look forward to seeing you!
Scott McCurdy, President, IPC Designers Council - Orange County chapter
Freedom CAD Services
cellphone: 714-425-3235
scott.mccurdy@freedomcad.com
www.ocipcdc.org
Suggested Items
PCBflow Helps Designers Choose Best Manufacturer for the Job
03/28/2024 | Andy Shaughnessy, Design007 MagazineI recently spoke with a few technologists who have first-hand experience with PCBflow: Susan Kayesar, technical product manager with Siemens; Evgeny Makhline, CTO of Nistec, a CEM based in Israel; and Peter Tranitz, senior director of technology solutions and leader of the IPC Design Initiative. They explain how PCBflow functions, from the designer’s and manufacturer’s viewpoint, and how this database helps break down the wall between these stakeholders.
Elementary, Mr. Watson: Ensuring Design Integrity
03/28/2024 | John Watson -- Column: Elementary, Mr. WatsonBack in February, many of us watched the "Big Game." It reminded me of the saying, “It's not how you start that is important, but rather how you finish." It is perfectly okay when you are talking about sports, you get off to a bad first half and need to recover in the second half. However, when it comes to PCB design, this is not a good practice. If things start badly, they usually don't recover. They continue down that same path, costing more money and losing design time.
Arrow Electronics Launches Intelligent Vision Ecosystem
03/27/2024 | BUSINESS WIREArrow Electronics, Inc. is utilizing the onsemi Imager Access System (IAS) module standard for developing intelligent vision solutions for use in robotics, machine vision, commercial cameras and other uses.
Dymax Will Exhibit Light-Cure Solutions for Today’s Electronics at IPC APEX 2024
03/26/2024 | DymaxDymax, a leading manufacturer of rapid and light-curing materials and equipment, will exhibit at the IPC APEX EXPO 2024 in Anaheim, CA, April 9-11.
Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
03/25/2024 | PRNewswireSynopsys, Inc. kicked off its annual flagship Synopsys User Group (SNUG) conference in Silicon Valley at the Santa Clara Convention Center with a keynote presentation by Synopsys president and CEO Sassine Ghazi. Ghazi discussed the unprecedented innovation opportunities and challenges that technology R&D teams face in this era of pervasive intelligence.