BTC and SMT Rework Challenges

Reading time ( words)

Rising customer demands in the field of PCB repair are a daily occurrence as the rapidly evolving electronics industry follows new trends in a blink of an eye. New strategies and technologies are required to fulfill those demands.

Out of the long list of today's customer demands for efficient BTC and SMT PCB repair, some subjects show up on a daily basis and are generally agreed upon as relevant for the coming years:

• BTC types with new effects: voidless treatment

• Smaller components: miniaturization (01005 capability)

• Large board handling: dynamic preheating for large board repair

• Repeatable processes: flux and paste application (dip and print), residual solder removal (scavenging), dispensing, multiple component handling, and traceability

• Operator support: higher automation, software guidance (human computer interface)

• Cost effectiveness: rework systems for different budgets and ROI situations

Some of the listed topics above have not shown their practical relevance yet. There have been a number of discussions about 01005 rework capabilities, but up to now there is no proven evidence that those technologies that claim to be capable, can truly run successful rework processes on this tiny component in a daily real-world rework situation. Many parameters need to be observed and controlled in precision line-production, including:

• desoldering and lifting of component without affecting very close neighbouring components

• new selective solder paste supply for the small joints

• picking, adjustment and placement of the component

• PCB coating

• PCB cleaning and others

Nevertheless, as the 01005 components exist, the challenge is set. While the component size is shrinking and integration as well as the packing density are rising, on the other hand the PCB size is growing. Mainly driven by telecommunication and internet data transmission (cloud computing, IOT), the processing power of today’s computer centers is increasing rapidly. And in the same way parallel processing computer boards are growing in size. One challenge that remains is, how to homogeneously preheat a fully populated 24” x 48” multilayer PCB during rework?

Other topics like tracing and documenting the individual board treatment in the rework area seem to become a must in times of soaring electronic production and as repair processes have become an acknowledged part of electronic assembly. Out of the above mentioned topics, which basically describe a roadmap for rework capabilities until 2021, three subjects will be introduced subsequently. Other than issues that will be important for future repair and rework feasibility they have already reached practical necessity since a while ago and thus need to be fully implemented or improved in today’s rework systems.

Voidless Treatment During a Rework Process

In the assembly of bottom terminated components (BTC), the formation of voids has become a serious problem in many applications. A definition for a void is given in the context of soldering defects as:

[…] then solder will quickly fill the opening of the fitting, trapping some flux inside the joint. This bubble of trapped flux is the void;

[…] the joint, preventing solder from occupying that space. An area inside a soldered joint where solder is unable to completely fill the fittings‘ cup, because flux has become sealed inside.

And in SMT, only one of the possible effects is explained as:

[…] The reliability of solder joints becomes more of a concern, as less and less solder is allowed for each joint. Voiding is a fault commonly associated with solder joints, especially when reflowing a solder paste in the SMT application. The presence of voids can deteriorate the joint strength and eventually lead to joint failure.

The following impacts of void formation inside a solder joint have been reported:

• reduced thermal transfer from component to the PCB with risk of overheating the component

• reduced mechanical strength of a solder joint

• possibility of spontaneous out gassing—creation of solder splashes

• impact to the ampacity of a solder joint—connection may overheat because of higher electrical resistance

• impact on the signal transmission—in high frequency applications voids may dampen the signals

Especially in power electronics, the formation of voids in the thermal pad (e.g., QFN packages) is currently an increasing problem. The necessary transfer of energy from the component into the PCB for cooling purposes might be disabled. The components lifetime will be drastically reduced.

Besides other methods like using low-voiding solder pastes, optimizing the reflow profile and applying the correct amount of solder paste with optimized stencils, a void reduction treatment of the entire assembly while the solder is in its liquid phase is an option to choose.


Figure 1: Voidless treatment of a PCB with piezo actuator.

So the question is, how is it possible to implement a void treatment technology into an open environment of a rework machine? The vacuum technology known from reflow ovens is not an option. The technique used is based on a sinusoidal actuation of the PCB substrate (Figure 1). Primarily the PCB is stimulated by a longitudinal wave with an amplitude of less than 10 μm on the PCB level. During this sinusoidal actuation of the PCB in a defined frequency range, the self-resonances of this area are stimulated regardless of the PCB layout and population. When the PCB is in sweep motion, the component remains in its location and the voids, trapped in the boundary layer, the liquid solder, have the ability to escape.

By this method, void reduction during new component installation down to void rates of 2% is possible. Even a significant void reduction can be achieved during a second reflow on an existing assembly. As in the case of a voidless rework treatment, only a selected area of the PCB is heated up to reflow and only this section is treated with the actuation, with no negative side effects to the assembly can be expected.

To read the full version of this article, which appeared in the September 2017 issue of SMT Magazine, click here.



Suggested Items

Excerpt—The Printed Circuit Assembler’s Guide to... SMT Inspection: Today, Tomorrow, and Beyond, Chapter 2

04/15/2021 | Brent Fischthal, Koh Young America
A limitation of many 3D optical inspection systems is the cycle time typically associated with processing millions of pixels to reconstruct a full 3D image using data captured from multiple channels. There should not be a compromise between 3D inspection and throughput. A successful inspection deployment should provide oversight for the process, not compromise, interrupt or slow that process.

Excerpt: The Printed Circuit Assembler’s Guide to... SMT Inspection: Today, Tomorrow, and Beyond, Chapter 1

04/08/2021 | Brent Fischthal, Koh Young America
Today, optical inspection systems are the preferred solution for in-line quality control in the SMT industry. Systems such as solder paste inspection (SPI) or automated optical inspection (AOI) systems for pre- and post-reflow are almost standard in every production facility.

Real Time With… Premium Sponsors Share ‘Top 5 Things You Need to Know’

03/05/2021 | I-Connect007
As part of I-Connect007’s coverage of the IPC APEX EXPO 2021, four premium sponsors share their knowledge and expertise in the following categories.

Copyright © 2021 I-Connect007. All rights reserved.