Goepel electronic Improves Testing of DDR4 DIMM Sockets


Reading time ( words)

Goepel electronic has launched a new module for enhanced testing of standard DDR4 DIMM sockets. The CION LX modules/DIMM288-4 module is inserted directly into the DDR4 socket of a device under test and is integrated to produce the enhanced boundary scan test using the boundary scan chain. This allows short circuits and unconnected pins to be found easily.

The module can be cascaded as much as required to enable simultaneous testing. Power is supplied via the DDR4 DIMM socket of the device under test itself, removing the need for an external power supply. A total of 165 boundary scan test channels are provided for testing the address, data and control lines. The data transmission direction of each of these test channels can be freely programmed (input, output, bi-directional and tri-state). The integrated CION-LX chips support all the features of these mixed-signal modules, in particular the arbitrary waveform generator, signal recorder, event detector and frequency meter. This means that both digital and analogue tests (such as measuring voltage levels) can be carried out.

With the JEDEC standardization of the DDR4 DIMM sockets, the CION LX modules/DIMM288-4 module can be used in all devices under test that contain this connector. With the aid of the network description file (DIF network list), the user can integrate the module into the SYSTEM CASCON software environment easily and, to a large extent, automatically. This has produced an important enhancement to testing hardware, which provides an ideal tool for achieving high test coverage, particularly for manufacturers of mainboards. The integrated CION-LX modules provide optimum support even for the low voltage levels of 1.2 V occurring at the DDR4 interface, and these low voltage levels can be tested both digitally and using the analogue components.

Share


Suggested Items

Whitepaper: Electronics Cleanliness Testing

09/11/2018 | Jason Fullerton, Alpha Assembly Solutions
This paper investigates and compares the performance of no-clean liquid wave soldering fluxes using a commercially available localized extraction and cleanliness testing system, and surface insulation resistance (SIR) testing. Find out which test is suitable for your processes.

Is Component Testing Using ROSE Practical?

09/06/2018 | Joe Russeau, Precision Analytical Laboratory, and Mark Northrup, IEC Electronics
Industry experts are saying that Resistivity of Solvent Extract (ROSE) testing should be retired as a cleanliness or process control test in the PCB assembly industry. This article emphasizes that position by highlighting some work by the authors comparing component cleanliness results from the ROSE against Ion Chromatography (IC) results.

Best Practices to Achieve Zero Defects

08/14/2018 | Stephanie Weaver, Zentech Manufacturing Inc.
To ensure that a complex electronics build can be completed on time, on budget and with zero defects, here is a list of checks and balances that will help you with adjustments or corrections real time, instead of discovering them at the end of the build or worse, when it's already arrived at the end user.



Copyright © 2018 I-Connect007. All rights reserved.