Via-in-Pad Plated over Design Considerations to Mitigate Solder Separation Failure

Reading time ( words)

As signal speeds and performance requirements continue to rise, the use of advanced PCB technologies is becoming increasingly important. As a result, the via-in-pad plated over (VIPPO) structure has been adopted in many BGA footprint designs within the PCB. These VIPPO structures are preferred over the more traditional dog-bone pad structure in order to shrink signal path lengths, reducing two parasitic effects, capacitance and inductance, for improved highspeed performance.

Figure 1 illustrates how the VIPPO structure can influence those parasitic effects. The signal traces, which connect the BGA pads with the vias, act as inductors. Additionally, as high-speed designs typically have ground planes immediately below the outer layer, there is also a capacitive effect that is generated. With the VIPPO structure, the outer trace layer is eliminated, thereby cancelling both parasitic effects.

Fig1-Cisco-29Nov17.jpgFigure 1: Dog-bone vs. VIPPO pad structure.

Figure 2 exhibits the VIPPO structure as compared with the VIPPO + backdrill (BD) structure. The use of backdrill with the VIPPO structure can eliminate the reflections within the unused portion of the via, which acts as a stub. The portion of the via indicated by the purple arrow is not in series with the signal path, but instead acts as a stub. Therefore, a portion of the signal is reflected back, creating an interference, which will degrade the high-speed signal performance. Hence, the purpose of the back-drill is to remove this “unused” portion of the via in order to eliminate the reflections for a cleaner signal.

Fig2-Cisco-29Nov17.jpgFigure 2: VIPPO vs. VIPPO + backdrill structure.

With increased complexity of PCB designs for high-end networking products, the boards thicknesses are typically >120 mils and signal speeds are reaching 25 GHz and beyond. For these types of designs, backdrilling of the VIPPO structures becomes imperative.

It is also a common practice to mix VIPPO and non-VIPPO pad structures within a single BGA footprint, as indicated in Figure 3. The green lines indicate a high-speed signal trace (e.g., for differential pairs) on the outer layer. It is preferable from a signal integrity perspective, to route these signal lines on the outer layers of the PCB to take advantage of microstrip routing which has faster propagation speeds than stripline routing. Hence, these BGA pads do not require the use of VIPPO. These non-VIPPO pads are highlighted in red. Without any VIPPO structure, a zero stub length can be achieved, which is an extremely attractive option for the signal integrity engineer. Moreover, additional routing space is gained underneath the non-VIPPO pad. Unfortunately, these types of mixed footprint designs have a propensity for manufacturing defects during SMT assembly of BGA packages and can potentially expose the PCBA to field reliability risks if these defects escape manufacturing tests.

Fig3-Cisco-29Nov17.jpgFigure 3: Mixed VIPPO/Non-VIPPO BGA Footprint.

Failure Mode and History

As a consequence of these advanced PCB technologies and complex board designs, a unique BGA solder joint failure mode has emerged during specific assembly conditions. This failure mode occurs when the bulk solder separates from the IMC during or just prior to reflow. This failure mode is of particular concern because the discontinuity is so small relative to the size of the solder joint itself that it cannot be detected via X-ray inspection methodologies. Furthermore, in many cases it is only a partial separation of the BGA solder joint and hence, it may not even be detected via ICT or functional test techniques. Without a robust methodology to screen for these defects, this presents an extremely high risk for potential escapes to the field.

Typically, this failure mode has been found on BGA packages with a 1 mm pitch or less BGA array and having a PCB footprint that includes a mixed VIPPO/non-VIPPO pad design. The solder separation occurs when the component is subjected to a secondary reflow, either during top-side SMT for bottom-side components or during rework of an adjacent, or mirrored, BGA component. Since the open occurs between the bulk solder and the IMC, it does not have the typical brittle solder joint fracture signature, which has a flat fracture interface through the IMC as shown in Figure 4. Instead, this failure mode exhibits more of a hot solder tear or separation type of failure mode, as the solder separates from the IMC leaving it intact.

Fig4-Cisco-29Nov17.jpgFigure 4: Example of brittle fracture.

Figures 5 and 6 illustrate examples of both partial and complete solder separations. For these failures, the solder separation only occurs on the solder joints that use a VIPPO BGA pad and is typically adjacent to a solder joint(s) with a non-VIPPO BGA pad. In some cases, this type of failure mode has also been identified on a component having a full VIPPO BGA pad pattern on the PCB when there is also a pattern of VIPPO with deep backdrill (BD) within the footprint. Hence, the deep-backdrill VIPPO structures seem to mimic the behavior of the non-VIPPO pads so that it becomes comparable to a mixed VIPPO/non-VIPPO BGA pad footprint and again, induces solder separation in the solder joints on a VIPPO pad when subjected to a secondary reflow.



Suggested Items

Advancement of SPI Tools to Support Industry 4.0 and Package Scaling

08/06/2019 | A. Prasad, L. Pymento, S.R. Aravamudhan, and C. Periasamy, Intel Corp.
This paper evaluates the current state of inline SPI tools from multiple vendors for solder paste measurement accuracy and capability. It discusses a measurement capability analysis that was carried out against a golden metrology tool across a range of volume deposits, and highlights the results from the study.

Practical Implementation of Assembly Processes for Low Melting Point Solder Pastes (Part 2)

07/24/2019 | Adam Murling, Miloš Lazić, and Don Wood, Indium Corporation; and Martin Anselm, Rochester Institute of Technology
In the last three to five years, there has been a resurgence of interest in the use of low melting point alloys for SMT applications. Typically, the compositions are around the eutectic bismuth-tin alloy, perhaps with additions of other elements to increase the robustness of certain alloy properties. Now, there are several new products on the market and numerous ongoing reliability projects in industry consortia.

The Four Things You Need to Know About Test

07/24/2019 | Neil Sharp, JJS Manufacturing
The electronics manufacturing process can often be extremely complex, and the costs associated with product recalls can be astronomical. A robust approach to test is key to ensuring the quality of your product and the satisfaction of your end user.

Copyright © 2019 I-Connect007. All rights reserved.