Tips & Tricks: Assembly Panelization


Reading time ( words)

Thoughtful PCB array and panel design can reduce line stoppage, improve changeover time and reduce material scrap. For the purpose of this discussion, a panel is an array of PCBs which may or may not include scrap material.

Fiducial location and design are good aids to prevent mistakes, but may still result in line stoppage. In this figure, the round features with square mask perimeter are fiducials. The square feature with round mask is a PCB bad mark.

Horky-Jan2018-Fig1.jpg

Figure 1: A simple panel array of the top side and the mirrored horizontal view of bottom side components if applicable.

If you have fiducial recognition issues, making the shape of the mask opening different than the fiducial feature may help the vision system discern the target feature easier. Locating the bad mark at the PCB center consistently helps the line operator identify the bad mark without supporting drawings and reduces camera movement. Locating fiducials off center of the PCB will help prevent a print and/or place error but it will still stop the line upon the error.

Horky-Jan2018-Fig2.jpg

Figure 2: The scored PCB array with the top row rotated 180°.

Horky-Jan2018-Fig3.jpg

Figure 3: One row with top-side up and the second row mirrored vertically.

Horky-Jan2018-Fig4.jpg

Figure 4: An array with a combination of mirroring and rotations. Within the four PCB orientations are the top side mirrored horizontally and vertically.

Share


Suggested Items

The Effect of Area Shape and Area Ratio on Solder Paste Printing Performance

12/28/2017 | Stefan Härter, et al.
The ongoing miniaturization trend in the SMT production induces new challenges and highly integrated systems. In passive components, the miniaturization leads to the introduction of the EIA size 01005 or smaller. Despite numerous publications in this field already addressing the printing of such devices, a defined wholly optimized process remains unsolved and inspires further novel research ideas on this topic.

Evaluation of Stencil Technology for Miniaturization

12/22/2017 | Neeta Agarwal, et al.*
SMT stencil printing technology continually evolves to keep pace with device miniaturization technologies. Printed circuit board assemblers have numerous new technology options to choose from, and need to determine the most effective ones to produce the highest quality and most reliable solder interconnections.

Step Stencil Technologies and Their Effect on the SMT Printing Process

12/21/2017 | Greg Smith and Bill Kunkle, BlueRing Stencils, and Tony Lentz, FCT Assembly
Components such as quad flat no lead (QFNs), land grid array (LGAs), micro ball grid array (micro BGAs), 0201s and even 01005s continue to push manufacturers to use thinner stencil foils to apply the correct volume of paste onto their boards, but larger components such as edge connectors still require larger paste volumes.



Copyright © 2018 I-Connect007. All rights reserved.