Session 1 of IPC-SMTA Conference to Focus on Cleanliness Considerations


Reading time ( words)

Industry-leading associations IPC and SMTA jointly announce the High-Reliability Cleaning and Conformal Coating Conference, scheduled to take place November 13–15, 2018 at Chicago Marriott in Schaumburg, Illinois. The conference is focused on the cleanliness of highly dense electronic assemblies to achieve quality and reliability within the stated in-field environment.  

Session 1 of the technical conference focuses on "Cleanliness Considerations for Building Reliable Hardware."

Mark McMeen of STI Electronics will discuss improved methods for "qualifying soldering and cleaning processes that result in acceptable levels fo flux and other residues."

Ravi Parthasarathy of Zestron Corporation will discuss "Jet Printing Cleaning Challenges," test methods and best practices for cleaning these assemblies.

Doug Pauls of Rockwell Collins will discuss "Development and Validation of an SIR-Based Process Evaluation System and Methodology" for determining acceptable cleanliness levels.

Axel Vargas of Lockheed Martin Missel System will discuss "Methods for Developing and Validating Rinsing Electronics Devices Following the Cleaning Process in Both Batch and Inline Cleaning Machines."

Vladimir Sitko of PBT Works will discuss "Visual Methods for Determining Time to Clean Flux Residues Under Leadless and Bottom Terminated Components."

Come learn about these valuable lessons and more at the IPC/SMTA Cleaning and Conformal Coating Conference.

Click here for the detailed agenda outline.

Share

Print


Suggested Items

Optimizing Solder Paste Volume for Low-Temperature Reflow of BGA Packages

07/22/2019 | Keith Sweatman, Nihon Superior Co. Ltd
In this article, Keith Sweatman explains how the volume of low-melting-point alloy paste—which delivers the optimum proportion of retained ball alloy for a particular reflow temperature—can be determined by reference to the phase diagrams of the ball and paste alloys.

Approaches to Overcome Nodules and Scratches on Wire-Bondable Plating on PCBs

07/17/2019 | Young K. Song and Vanja Bukva, Teledyne Dalsa Inc., and Ryan Wong, FTG Circuits
Initially adopted internal specifications for acceptance of printed circuit boards (PCBs) used for wire bonding was that there were no nodules or scratches allowed on the wirebond pads when inspected under 20X magnification. This paper details if wire bonding could be successfully performed over nodules and scratches and if there was a dimensional threshold where wire bonding could be successful.

Practical Implementation of Assembly Processes for Low Melting Point Solder Pastes (Part 1)

07/16/2019 | Adam Murling, Miloš Lazić, and Don Wood, Indium Corporation; and Martin Anselm, Rochester Institute of Technology
Since 2006 and the implementation of the RoHS directive, the interest in bismuth-tin solder alloys—whose melting point around 140°C is very desirable because it allows for the use of lower temperature laminate materials and reduces thermal stress on sensitive components—has only increased as the industry has searched for Pb-free alternatives to the chosen standard, SAC305, which melts at considerably higher temperatures than the incumbent tin-lead alloys.



Copyright © 2019 I-Connect007. All rights reserved.