Weak Microvia Interface Open Forum at IPC APEX EXPO


Reading time ( words)

The IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee formed in 2018 to identify the need to identify the risks, causes, and mitigation of failures due to a weak interface between the plated copper at the bottom of a microvia and the underlying copper surface.

The subcommittee will hold an open forum during IPC APEX EXPO for industry to discuss this important topic and how industry can come together to address it. Attendees will be invited to share their own issues regarding the weak microvia interface and will learn how to participate on the subcommittee.

IPC Weak Microvia Interface Open Forum
Wednesday, January 30
10:15 AM to 12:00 PM
San Diego Convention Center
Room 11A

Preliminary Agenda

1. Background: History of the effort, scope of work, status and organization

2. Presentation: Current Understanding of the Problem/Mitigation Measures

3. Weak Microvia Interface Project Subteam Reports

• Data Collation and Mining on the Issue

• FMEA “Fishbone”

• Engineering Simulation

4. Next Steps and Goals

• Near term: Breakout teams

• Middle term:

o Knowns/Unknowns: Can any intermediate conclusions or improved mitigation techniques be communicated?

o Identify Testing Needed: Gaps and confirmation

• Long term: Prevention: Can it be accomplished through design, process enhancements, etc.?

5. Q&A Session and How to Get Involved

The IPC V-TSL-MVIA Weak Interface Microvia Failures Technology Solutions Subcommittee formed as a result of work done on IPC-WP-023. Order IPC-WP-023, IPC Technology Solutions White Paper on Performance-Based Printed Board OEM Acceptance Via Chain Continuity Reflow Test: The Hidden Reliability Threat – Weak Microvia Interface from the IPC bookstore.

Share

Print


Suggested Items

Practical Implementation of Assembly Processes for Low Melting Point Solder Pastes (Part 2)

07/24/2019 | Adam Murling, Miloš Lazić, and Don Wood, Indium Corporation; and Martin Anselm, Rochester Institute of Technology
In the last three to five years, there has been a resurgence of interest in the use of low melting point alloys for SMT applications. Typically, the compositions are around the eutectic bismuth-tin alloy, perhaps with additions of other elements to increase the robustness of certain alloy properties. Now, there are several new products on the market and numerous ongoing reliability projects in industry consortia.

Approaches to Overcome Nodules and Scratches on Wire-Bondable Plating on PCBs

07/17/2019 | Young K. Song and Vanja Bukva, Teledyne Dalsa Inc., and Ryan Wong, FTG Circuits
Initially adopted internal specifications for acceptance of printed circuit boards (PCBs) used for wire bonding was that there were no nodules or scratches allowed on the wirebond pads when inspected under 20X magnification. This paper details if wire bonding could be successfully performed over nodules and scratches and if there was a dimensional threshold where wire bonding could be successful.

Practical Implementation of Assembly Processes for Low Melting Point Solder Pastes (Part 1)

07/16/2019 | Adam Murling, Miloš Lazić, and Don Wood, Indium Corporation; and Martin Anselm, Rochester Institute of Technology
Since 2006 and the implementation of the RoHS directive, the interest in bismuth-tin solder alloys—whose melting point around 140°C is very desirable because it allows for the use of lower temperature laminate materials and reduces thermal stress on sensitive components—has only increased as the industry has searched for Pb-free alternatives to the chosen standard, SAC305, which melts at considerably higher temperatures than the incumbent tin-lead alloys.



Copyright © 2019 I-Connect007. All rights reserved.