EM Modeling: The Impact of Copper Ground Pour on Loss and Impedance


Reading time ( words)

This article briefly introduces the general purposes of copper ground pour on printed circuit boards. Subsequently, the impact of copper ground pour on PCB channel loss in terms of insertion loss and impedance in terms of time domain reflectometry (TDR) is studied with electromagnetic modeling using Mentor HyperLynx.

Introduction

Copper ground pours are created by filling open, unpopulated, or unrouted areas on outer layers of the PCB with copper. Subsequently, copper fill is hooked up to ground planes on inner layers with stitching vias as depicted in Figure 1. Copper ground pours on outer layers provide extra shielding against electromagnetic radiation by signals on inner layers. Besides that, copper pour also serves as a heat sink for the voltage regulator module on PCBs. In terms of manufacturability, copper pour reduces the possibility of PCB warpage during reflow by balancing the amount of copper on each side of the PCB.

Yee-fig-1.jpgHowever, copper ground pour comes with some disadvantages, as there is a change in impedance of PCB trace adjacent to ground pour (i.e., impedance decreases when copper pour becomes closer to the PCB trace). As a result, the impedance mismatch contributes additional PCB loss to the transmission line at a high-frequency range.

Analysis and Results

To study the impact of copper pour on PCB channel loss in terms of insertion loss and impedance in terms of TDR, five models of 1” single-ended microstrip listed in Table 1 were created. The simulation topology is shown in Figure 2. For model 1A, a microstrip trace 5 mils wide and 1 oz. thick is laid out 2.65 mils above the reference plane insulated by low-loss dielectric substrate material. This trace is sandwiched between two ground traces on the same outer layer. The spacing between each adjacent ground trace and the signal trace is 1x the signal trace width. Meanwhile, the spacing between each ground and signal trace is set as 2x, 4x, 6x, and 8x for model 1B, 1C, 1D and 1E, respectively.

To read this entire article, which appeared in the April 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Real Time with… AltiumLive: Eric Bogatin on Unlearning What You’ve Learned

10/16/2020 | Andy Shaughnessy, Design007 Magazine
The second day of the virtual AltiumLive 2020 event got off to a great start with a class by Dr. Eric Bogatin. It was officially titled “You Must Unlearn What You’ve Learned,” but it could have just as easily been called “Designing Interconnect That Sucks Less.”

Mentor and Z-zero Collaborate on New Stackup Tool

09/17/2020 | Andy Shaughnessy, Design007 Magazine
I recently spoke with Max Clark, business unit manager with Mentor, a Siemens Business, and Z-zero founder Bill Hargin about the newly formed partnership that resulted in a new stackup tool that Mentor is now selling worldwide. Fun fact: Hargin used to work for Mentor as part of the HyperLynx team, which now has an interface with Z-planner Enterprise. Talk about coming full circle.

Just Ask Happy: The Exclusive Compilation

08/13/2020 | Happy Holden, I-Connect007
We asked for you to send in your questions for Happy Holden, and you took us up on it! We loved them so much, and we know that you did too, so we’ve compiled all 21 questions and answers into one document for easy reference.



Copyright © 2020 I-Connect007. All rights reserved.