TopLine Sees Growth at Space Tech Expo

Reading time ( words)

TopLine CEO Martin Hart and TopLine staff experienced first-hand the growing aerospace industry when they exhibited products from three different technologies at the recent Space Tech Expo in Pasadena, California. The Space Tech expo is considered the leading showcase of space-related technologies and innovations from systems and sub-systems, components, testing and manufacturing technologies for civil, military and commercial space applications.

“We noted an increased number of exhibitors and attendees at this year’s SpaceTech Expo,” Hart said, “a positive sign of growth in these industries served by TopLine. We also saw increased interest in our reliability solutions for components and assemblies.” TopLine has exhibited at the expo for several years and plans to exhibit next year as well, in May 2020 in Long Beach, California.

This year, TopLine featured its innovative CCGA column grid arrays, covering FPGA packages for defense and aerospace. Solder columns are used to reliably connect FPGA devices to printed circuit boards. Columns absorb stress caused by CTE coefficient of thermal expansion between ceramic packages and the PCB.

TopLine also exhibited its PID (Particle Impact Damper) technology, designed to cancel extreme random vibrations in printed circuit boards. PID technology was developed by engineers at NASA Marshall Space Flight Center.

TopLine also exhibited its range of Bonding Wire for connecting silicon die to packages in microelectronics. TopLine provides a full range of Gold, Aluminum, Silver and Copper wire in round and flat ribbon formats. More information for all three technologies is available at

About TopLine

TopLine manufactures a wide range of daisy chain semiconductor packages for process development, experimentation, machine evaluation, solder training, and SMT assembly practice. TopLine products provide hands-on learning for engineers.  



Suggested Items

Advancement of SPI Tools to Support Industry 4.0 and Package Scaling

08/06/2019 | A. Prasad, L. Pymento, S.R. Aravamudhan, and C. Periasamy, Intel Corp.
This paper evaluates the current state of inline SPI tools from multiple vendors for solder paste measurement accuracy and capability. It discusses a measurement capability analysis that was carried out against a golden metrology tool across a range of volume deposits, and highlights the results from the study.

Practical Implementation of Assembly Processes for Low Melting Point Solder Pastes (Part 2)

07/24/2019 | Adam Murling, Miloš Lazić, and Don Wood, Indium Corporation; and Martin Anselm, Rochester Institute of Technology
In the last three to five years, there has been a resurgence of interest in the use of low melting point alloys for SMT applications. Typically, the compositions are around the eutectic bismuth-tin alloy, perhaps with additions of other elements to increase the robustness of certain alloy properties. Now, there are several new products on the market and numerous ongoing reliability projects in industry consortia.

The Four Things You Need to Know About Test

07/24/2019 | Neil Sharp, JJS Manufacturing
The electronics manufacturing process can often be extremely complex, and the costs associated with product recalls can be astronomical. A robust approach to test is key to ensuring the quality of your product and the satisfaction of your end user.

Copyright © 2019 I-Connect007. All rights reserved.