SMTA Capital Chapter to Hold Expo and Tech Forum


Reading time ( words)

The SMTA Capital Chapter is pleased to invite you to its upcoming Capital Expo and Tech Forum at Johns Hopkins University / Applied Physics Lab, Kossiakoff Center, 11100 Johns Hopkins Road, Laurel, MD 20723, on Thursday, August 22.

The SMTA Expo provides attendees with valuable technical information, as well as the chance to meet leading suppliers and other electronic professionals in your region. The goal is to provide an intimate setting to network and gain knowledge about current advancements within the electronics world. This year we are pleased to host technical presentations by Vi TECHNOLOGIES, ZESTRON Corporation, KYZEN Corporation and KIC.

Please join us for this great networking and educational event. Registration opens at 7:30 AM and the first technical presentation will start at 8:30 AM. A complimentary lunch is included on the show floor and exhibits are open from 9:00 AM until 3:00 PM.

7:30 AM - Registration
8:30 – 9:15 AM - Technical Presentation – Yan Manissadjian, Vi TECHNOLOGY (The Role of SMT Inspection in Industry 4.0 Implementation)
9:00 AM - Exhibits Open
9:45 – 10:30 AM - Technical Presentation – Ravi Parthasarathy, ZESTRON Corporation (Jet Printed Solder Paste and Cleaning Challenges)
11:00 – 11:45 AM - Technical Presentation – Debbie Carboni, KYZEN (The “Who…What…Why…and How of Cleaning”)
12:00 – 1:00 PM - Complimentary Lunch and Door Prizes
1:30 – 2:15 PM - Technical Presentation – MB Allen, KIC (Optimization of The Reflow Profile To Minimize Voiding)
2:45 PM - Partner/Exhibitor Recognition and Bingo Door Prizes
3:00 PM - Exhibits Close

To register online to attend or exhibit, please click here.

About Surface Mount Technology Association (SMTA)

The SMTA membership is an international network of professionals who build skills, share practical experience and develop solutions in electronic assembly technologies, including microsystems, emerging technologies, and related business operations. For more information or to join, please visit www.smta.org.

 

Share

Print


Suggested Items

Cavity Board SMT Assembly Challenges (Part 2)

07/03/2019 | Dudi Amir and Brett Grossman, Intel Corporation
This article describes the details of a study of assembling SiP BGA packages into a cavity. It points out the challenges involved in the board cavity design and assembly of components in a cavity. The authors discussed the board design challenge of having a cavity and defining the proper depth of the cavity to accommodate the board fabricator, the product design, and the SMT assembly.

Clean vs. No-clean Solder Process

07/03/2019 | Russell Poppe, JJS Manufacturing
Although IPC suggests clear guidelines, agreeing on the cleanliness (or otherwise) of a PCB assembly can often be a subjective and even contentious subject within the electronics manufacturing industry. If you’ve chosen to outsource your assemblies, how do you decide what to specify to your EMS partner? Find out here.

Tips & Tricks: Water Contamination and Flux Expiry

04/17/2019 | Jason Fullerton, MacDermid Alpha Electronics Solutions
Solder joints that form properly are not expected to exhibit reduced reliability. However, a higher number of defects created tends to lead to a higher chance that defective connections escape detection through inspection and functional testing, and that’s not a risk to be taken lightly.



Copyright © 2019 I-Connect007. All rights reserved.