iNEMI Call for Participation Webinar Dec. 12


Reading time ( words)

Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.

This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:

  • Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
  • Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly

The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies. 

The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.   

Call-for-Participation Webinars

If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).

Session 1 (APAC)

Date: December 12, 2019 

Time: 10:00 a.m. JST (Japan)

          9:00 a.m. CST (China)

          8:00 p.m. EST (U.S.) on Dec. 11

          5:00 p.m. PST (U.S.) on Dec. 11 

Register for this webinar 

Session 2 (Americas and EMEA)

Date: December 12, 2019 

Time: 7:00 a.m. EST (U.S.)

         1:00 p.m. CET (Europe)

         8:00 p.m. CST (China)

         9:00 p.m. JST (Japan)

Register for this webinar

 

Share

Print


Suggested Items

Clean vs. No-clean: A Generational Difference

12/24/2019 | Barry Matties, I-Connect007
Tom Forsythe, executive VP of KYZEN, discusses what readers should know about cleaning as reliability expectations continue to increase. He also explains what is driving the new interest in cleaning and why engineers from the no-clean generation may not even realize they need to learn more about cleaning.

UV-curable Materials and Conformal Coatings

12/23/2019 | Pete Starkey, I-Connect007
Pete Starkey and Phil Kinner, global business and technical director, coatings division, Electrolube, discuss the characteristics and benefits of the company’s new UV-cured conformal coatings. Phil also describes the development of coatings for critical avionics applications and Electrolube’s collaboration with the U.K. National Physical Laboratory to establish a new condensation test.

BTU Discusses its Next-generation Flux Management System

12/18/2019 | Nolan Johnson, I-Connect007
At productronica 2019, Nolan Johnson spoke with Peter Franklin, managing director of BTU Europe, about BTU’s next-generation solder reflow flux management system—Aqua Scrub. A winner of the show’s Global Technology Award for Soldering, Peter breaks down the specifics of what makes Aqua Scrub such an intriguing technology.



Copyright © 2020 I-Connect007. All rights reserved.