iNEMI Call for Participation Webinar Dec. 12


Reading time ( words)

Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.

This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:

  • Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
  • Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly

The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies. 

The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.   

Call-for-Participation Webinars

If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).

Session 1 (APAC)

Date: December 12, 2019 

Time: 10:00 a.m. JST (Japan)

          9:00 a.m. CST (China)

          8:00 p.m. EST (U.S.) on Dec. 11

          5:00 p.m. PST (U.S.) on Dec. 11 

Register for this webinar 

Session 2 (Americas and EMEA)

Date: December 12, 2019 

Time: 7:00 a.m. EST (U.S.)

         1:00 p.m. CET (Europe)

         8:00 p.m. CST (China)

         9:00 p.m. JST (Japan)

Register for this webinar

 

Share




Suggested Items

Passing the Test With SMTA’s Rob Boguski

09/14/2022 | Andy Shaughnessy, I-Connect007
I recently spoke with Rob Boguski, president of Fremont, California-based Datest and an SMTA vice president and board member. Rob explained why today’s test customers are asking for more information than the traditional pass/fail, offers a preview of SMTA International, and gives an update on SMTA’s planning strategy for the next five years.

Four Silver Linings in the Stormy Clouds of Pandemic, Supply Chain, and Inflation

09/14/2022 | Dr. Ronald C. Lasky, Indium Corp.
It may be difficult to see any bright spots in the current and recent economic situation. We have all experienced the devastation of the pandemic, supply chain issues, and most recently, inflation. However, as a senior technologist for an international materials supplier (Indium Corporation) and a professor of engineering at an Ivy League research university (Dartmouth College), I offer these four silver linings for those of us in the electronics industry.

Solder Paste Printing and Optimizations for Interconnecting Back Contact Cells

07/26/2022 | Narahari S Pujari and Krithika PM, MacDermid Alpha Electronics Solutions
The interdigitated back contact (IBC) is one of the methods to achieve rear contact solar cell interconnection. The contact and interconnection via rear side theoretically achieve higher efficiency by moving all the front contact grids to the rear side of the device. This results in all interconnection structures being located behind the cells, which brings two main advantages. First, there is no frontside shading of the cell by the interconnection ribbons, thus eliminating the need for trading off series resistance, losses for shading losses when using larger interconnection ribbons. Second, a more homogeneous looking frontside of the solar module enhances the aesthetics.



Copyright © 2022 I-Connect007. All rights reserved.