SMTA's Wafer-Level Packaging Symposium Announced


Reading time ( words)

The Wafer-Level Packaging Symposium is scheduled for February 15-17, 2022 in San Jose, CA, USA. The theme of the event is “Advanced Packaging: The Dawn of a New Era.” The development of Advanced Package Technology is undergoing a massive change because Electrical System Architects are directly driving package performance requirements. 

Addressing wafer-level packaging, 3D, and advanced manufacturing and test technologies, the Wafer-Level Packaging Symposium will be at the forefront of packaging technology evolution. The conference will feature attendees from around the globe in the heart of Silicon Valley to immerse themselves in the latest technology and business trends.

The technical committee is currently soliciting participation in the form of technical papers and presentations as well as professional development courses.  Abstracts and course outlines can be submitted via the event website and are due by September 10, 2021.

Share

Print


Suggested Items

Semiconductors in Charge: The Changing Face of PCB Manufacturing

03/11/2020 | I-Connect007 Editorial Team
The I-Connect007 editorial team recently spoke with Chuck Bauer and Dana Korf in a technical discussion that spanned a number of topics around shrinking components, such as redistribution layers (RDLs), active embeddeds, and why even the most revolutionary technologies must show ROI to be successful.

RTW SMTAI: MIRTEC on Staying Ahead of the Curve

09/21/2017 | Real Time with...SMTAI
Brian D’Amico, president of MIRTEC, talks with I-Connect007 Managing Editor Andy Shaughnessy about some of the latest 3D AOI challenges, including dealing with highly reflective surfaces of solder joints or wafer-level die, which make it impossible to characterize in 3D. He says it's not just plain SMT boards anymore, but an integration of wafer-level manufacturing, which they see as coming down more and more.

Final Test Solution of WLCSP Devices

05/26/2015 | Andreas Nagy, Xcerra Corp.
The common back-end process flow for mobile WLCSP devices is a single- or dual-insertion test at wafer probe. Since there is no final test prior to tape and reel, this equipment typically needs to provide a 5-side device inspection to identify potential device damage from sawing. The inspection efforts are quite demanding, with defect recognition requirements in the range of only 10 to only 20 microns, resulting in frequent time and cost intense human interaction and support requirements.



Copyright © 2021 I-Connect007. All rights reserved.