STI’s Microelectronics Packaging Lab Meets the Needs for Advanced Systems Development


Reading time ( words)

The news is full of constantly new, improved products and services that require microelectronics. STI Electronics, Inc. has the ability to be your sole partner, from concept to finished product. STI’s Microelectronics Packaging Lab was established to meet the rising need for advanced systems development and packaging to address the emerging challenges and issues facing today’s electronics assemblies.

Advanced design and modeling software enables STI to design and develop highly integrated hardware to meet shrinking form and fit factor requirements as well as increasing thermal loads. Emerging packaging materials are continuously evaluated to optimize electrical and thermal performance.

The microelectronics lab specializes in state-of-the-art packaging design and microelectronics assembly including current technologies such as Chip-On-Board (COB) and Multichip Module (MCM) as well as emerging technologies including STI’s patented packaging technology termed Imbedded Component/Die Technology (IC/DT).

STI’s involvement in research and development programs, both in component packaging technologies and electronics assembly manufacturing, has brought about the installation of the latest, most advanced equipment and the acquisition of the top people in this field. STI is staffed to design, develop, assemble and test a ruggedized electronics assembly in an advanced cleanroom laboratory (Class 1000/ISO Class 6 certified) to meet its customers’ specifications.

Share

Print


Suggested Items

GEN3 Webinar, Part 9 Released: SIR, Additional Information

01/19/2022 | I-Connect007 Editorial Team
In this engaging, 11-part micro webinar series, topic experts Graham Naisbitt and Chris Hunt examine the history of the influences of Electrochemical Migration (ECM) and the evolving use of Surface Insulation Resistance Testing (SIR) that has been developed over the past 25 years by GEN3 and its association with the British National Physical Laboratory. GEN3 and NPL have created the standard that has now been in widespread use around the world since the turn of the millennium. The ninth episode, “SIR, Additional Information” can be viewed in just under four minutes. Presenters discuss test duration, number of coupons, and whether SIR is good to use for qualification testing. Also covered in this segment: SIR and objective evidence.

GEN3 Webinar, Part 8 Released: New IEC Standards—A Walk Through

01/12/2022 | I-Connect007 Editorial Team
In this engaging, 11-part micro webinar series, topic experts Graham Naisbitt and Chris Hunt examine the history of the influences of Electrochemical Migration (ECM) and the evolving use of Surface Insulation Resistance Testing (SIR) that has been developed over the past 25 years by GEN3 and its association with the British National Physical Laboratory. GEN3 and NPL have created the standard that has now been in widespread use around the world since the turn of the millennium. The eighth episode, “New IEC Standards—A Walk Through” can be viewed in just over five minutes. Presenters discuss scope, measurement technique, the B52 and field gradient, dummy components and the test chamber.

GEN3 Webinar, Part 7 Released: SIR Test Coupon Design

01/05/2022 | I-Connect007 Editorial Team
In this engaging, 11-part micro webinar series, topic experts Graham Naisbitt and Chris Hunt examine the history of the influences of Electrochemical Migration (ECM) and the evolving use of Surface Insulation Resistance Testing (SIR) that has been developed over the past 25 years by GEN3 and its association with the British National Physical Laboratory. GEN3 and NPL have created the standard that has now been in widespread use around the world since the turn of the millennium.



Copyright © 2022 I-Connect007. All rights reserved.