Electroformed Stencils


Reading time ( words)

The continued drive in electronics to place increasingly smaller components on boards poses continuing challenges to board manufacturers. Tight pad spacing as well as placement of small 0201 and 01005 components is becoming more commonplace on board assemblies. Not only are the parts nearly invisible when placed, but their small size causes challenges with the solder paste application and release needed to yield reproducible, low-defect solder joints. The short scoop this month is that you can meet the challenges of paste application for difficult assembly printing processes by using electroformed stencils. 

It may seem that a stencil is a rather simple device; after all, in its basic form it is just a sheet of metal stretched taught with hole patterns placed in it to allow application of solder paste in the open areas. The stencil and its fabrication have a great influence over the ability of the circuit board assembly manufacturer to reliably reproduce the desired depositions necessary for paste application.

Stencils can be laser cut with or without post-processing, which for many applications is sufficient to get the paste application process completed reliably. Both of these fabrication techniques are currently employed in mainstream stencil production, but they both start to exhibit their limitations as pattern features decrease in size. The roughness of the stencil wall is one of the major influences on how well paste will release from the stencil. The rougher the sidewall of the aperture, the more the paste is prone to sticking onto the edge of the wall. The apertures used with larger pad features are somewhat more tolerant to edge roughness due to usually higher area ratios. As the pattern features decrease in size, the amount of paste that does not release due to a rough edge becomes an increasingly larger portion of the target application volume. So as feature size decreases, the fabrication of the stencil needs to be constructed for enhanced release capability. 

Read the full column here.


Editor's Note: This column originally appeared in the January 2014 issue of SMT Magazine.

Share

Print


Suggested Items

Real Time with…SMTAI 2020: KYZEN on How Maximized Stencil Life Improves Yields

09/16/2020 | Real Time with...SMTAI
KYZEN Executive Vice President Tom Forsythe shares company updates on stencil cleaning with Nolan Johnson. KYZEN recently announced its newest stencil cleaning product—KYZEN E5631. Forsythe details how the product is best used, as well as the benefits it brings to maximizing stencil life and improving manufacturing yields.

Just Ask Eric: Selecting the Right Lead-Free Solder for Your Application

09/15/2020 | I-Connect007 Editorial Team
First, we asked you to send in your questions for Happy Holden and Joe Fjelstad in our “Just Ask” series. Now, it’s Eric Camden’s turn! A regular SMT007 columnist, Eric is a lead investigator at Foresite Inc., an analytical testing and consulting laboratory. As a reliability expert, Eric has worked with many large OEMs and contract manufacturing companies to optimize their manufacturing processes and assist with the identification of electronic hardware failures utilizing various analytical techniques. He also specializes in optimizing PCBA processes and identifying hardware failures through analysis. We hope you enjoy “Just Ask Eric.”

Just Ask Joe: The Occam Process

08/25/2020 | I-Connect007 Editorial Team
First, we asked you to send in your questions for Happy Holden. Now, it’s Joe Fjelstad’s turn! Inventor, columnist, instructor, and founder of Verdant Electronics, Joe has been involved with rigid PCBs and flexible circuits for decades, and he’s ready to share some of his knowledge with our readers. We hope you enjoy “Just Ask Joe.”



Copyright © 2020 I-Connect007. All rights reserved.