Final Test Solution of WLCSP Devices

Reading time ( words)

Wafer level chip scale package (WLCSP) devices are used because they offer low cost, small footprint packages that can be directly mounted into smartphones, tablet PCs and other mobile devices. Today, this packaging technology is also used in automotive applications. The manufacturers of mobile device applications are demanding lower defective parts per million (DPPM) from their suppliers of WLCSP devices, catching up with automotive standards.

Currently, the common back-end process flow for mobile WLCSP devices is a single or dual insertion test at wafer probe. With this flow, there is no testing performed after device singulation (wafer saw). The singulated devices are then sorted and picked from the film frame ring for final packaging into reel. Since there is no final test prior to tape and reel, this equipment typically needs to provide a 5-side device inspection to identify potential device damage from sawing. The inspection efforts are quite demanding, with defect recognition requirements in the range of only 10 to only 20 microns, resulting in frequent time and cost intense human interaction and support requirements. Remaining concerns of this inspection are potential functional damages to the device that cannot be identified with a visual inspection. The reason for this flow without a final test is that there has not been a cost effective way to handle singulated WLCSP devices in a high volume manufacturing environment.


In addition to the high visual inspection cost, the cost for bad quality resulting from the escaping devices with functional defects is a burden to the mobile industry that requires new solutions to overcome the shortcomings of this flow.

What are the key attributes and technical challenges of singulated WLCSP device handling with final test?

  • Ultimately the final test of WLCSP must address the shortcomings of today’s probe test flow.
  • Most critical are the brittle and touch sensitive edges and corners of the devices that could get damaged at any handling step. The reduction of handling steps is therefore mandatory for a successful solution.
  • The support of tri-temp final test is required to also address the needs of automotive and industrial applications beyond the ambient and hottest requirements of mobility applications.
  • High multi-site test capabilities of high pin count devices will require the control of high contact forces.
  • Device pad pitch below 0.3mm will require high accurate device to contact site alignment.
  • Improved touch efficiency versus wafer probe test would help to increase productivity and reduce cost.
  • The final test results should be capable of virtually reconstituting a wafer test map that might be used for process optimizations in the front end.

A practical approach is to hold hundreds of singulated devices in an array formatted similarly to a device strip. By placing the singulated devices in such an array, a standard strip test handler can then be used to provide true final tri-temp test of WLCSP devices.

The device pad to contact alignment is a standard requirement for a strip handler. Auto vision alignment is therefore a standard feature that supports small pitch requirements.

The strip handler can index the device matrix along the contactor matrix with 100% touch efficiency. Good strip test handlers provide, as standard, very rigid plunger architectures and docking structures to support high parallel, high pin count test requirements. To ensure the highest contact yield optional plunge force measurements monitor the nominal contact force even at the smallest structural deflections.

The remaining task is to safely mount the device to such a strip like array. The technology has to ensure that no corner of the device is getting touched and needs to be able to register the devices very precisely in a defined matrix.

Simplifying backend final test processes

Xcerra has developed InCarrier, a patented sheet metal assembly with a mechanical clamping scheme that addresses all the described requirements. It is already in high volume production and several billion devices have been tested at tri-temp, and with up to 144 devices parallel.

The loading of the sensitive WLCSP is supported by a loading machine that is picking the devices from the wafer ring and placing them into the carrier. The devices are secured in small pockets of the carrier and no handling step of the multiple temperature insertions of the final test can cause any harm to them.

The tracing information from wafer position to strip position can be stored. The strip test handler test results are stored in electronic map files similar to wafer probe. A virtual wafer test map can therefore be reconstituted and used for process quality improvements in the front end.

After final test, the devices then get picked from the InCarrier right at the final packaging equipment. Optional 5S inspections can still be provided, but visual requirements can likely be relaxed to defect sizes that will not require intense human support.

The proposed process is not theory, but is already in high volume evaluation for WLCSP and in high volume production for standard packages. It is the first, and currently the only, cost effective final test solution for WLCSP in a high volume manufacturing environment provided. It may enable the elimination of probe test and could support the automation requirements of the backend final test process.


Author Information

Andreas Nagy is Senior Director Marketing Handler & Test Cell Innovation, at Xcerra Corp.



Suggested Items

EIPC Technical Snapshot: Cleanliness

03/01/2021 | Pete Starkey, I-Connect007
John Ling’s invitation to the fifth in EIPC’s series of Technical Snapshots was as droll as we have come to expect: “In these confined days of lockdown, and exhortations to stay at home and only go out for exercise, this only exercises the natural inclination to hop on a ‘plane to some sunshine.’ Although not the same as Factor 20, one of our webinars gives a high degree of protection from harmful ignorance, and you do not have to go out in the cold.”

Chapter 1 Excerpt: The Printed Circuit Assembler’s Guide to Process Validation

12/31/2020 | Graham Naisbitt, Gen3 Systems
The original principle underlying the IPC’s ionic cleanliness requirement was that the mobility of surface ions, detectable from SIR measurements, would correlate to a maximum value of detectable ionic elements permissible on the circuit surface. The industry required a test that was both fast and accurate for process control. Thus, a simplified ion chromatograph that was able to detect ionic elements without differentiation was created.

SMTA Europe Solder Finish Webinar Addresses Defects Causes and Cures

12/14/2020 | Pete Starkey, I-Connect007
“What is your most common PCB problem?” A survey conducted by Bob Willis had revealed finish solderability to be the predominant contender, and it was clear that the choice of solderable finish applied to surface mount boards could have a significant effect on the assembly yield and cost of the final circuit. SMTA Europe organised an informative and enlightening webinar this month entitled “Guide to PCB Solder Finishes—Process Defects Causes and Cures,” with soldering specialist Bob Willis as presenter.

Copyright © 2021 I-Connect007. All rights reserved.