Package-on-Package Warpage Characteristics and Requirements


Reading time ( words)

Electronics packaging technology has been relentlessly changing and pushing design boundaries, leading to adoption of new materials, assembly processes, ultra-small geometries, and 2.5D and 3D integration. These changes have driven multiple assembly and surface mount challenges, and among these are concerns about package warpage. Current qualification criteria and standards are not adequate to predict good yield results at first- and second-level assemblies. Furthermore, measurement methods (dimensional and test) are neither common nor up-to-date.

The International Electronics Manufacturing Initiative (iNEMI) organized the Warpage Characteristics of Organic Packages Project to identify primary factors that can contribute to the warpage performance of selected components during typical SMT processes. The project team's plan was to define a qualification method and a set of criteria (e.g., sample size, precondition, variations of material and processes at the first and second levels) that could be used to evaluate warpage characteristics of new and existing packages in the design and manufacture of products. Their objective was to better understand package warpage characteristics across different package types and attributes. The project has, to date, evaluated several types of packages. This article focuses on the work related to package-on-package (PoP).

PoP is widely used in mobile devices due to its integrated design, lower cost and faster time to market. Understanding warpage characteristics and requirements of this type of package is critical to ensuring that both the top and bottom package can be mounted with minimal yield lost. The current state of PoP warpage requirements has not been reevaluated and formed in clear specification other than customer-specific requirements. The typical SMT defect modes, such as non-wet open, solder bridging, head and pillow, and non-contact open (Figure 1) are applicable to both the joints between the PoP bottom package with the board and the PoP memory package. Other gross SMT defects can occur when there are geometry interferences between the PoP packages. This shows there is a need for ensuring that the warpage between PoP bottom and memory package is compatible. Efforts to leverage the warpage character-such behavior. Eslampour, lists many measurement tools that can be used to measure the dynamic warpage of a package. The most common tool made available for this study was the thermal shadow moiré tool. The ability to measure warpage at elevated temperature provides better risk assessment for the formation of component board assembly joints. The common convention used to define the warpage direction is based on "+" and "–" magnitude which represent convex and concave direction. However, there are shapes that are hard to determine just using these two signs.

Figure1-iNEMI-25Jul16.jpg

Figure 1: Typical SMT defect modes.

The measurement was conducted based on the availability of the sample and perceived risk level. There were three preconditioning considerations: "as is," "bake" and "MET" (manufacturing exposure time), listed in Table 2. The purpose of these considerations is to mimic potential conditions prior to board assembly.

Table 2-iNEMI-25Jul16.jpg

'As is' mimics the potential condition where packages are directly mounted to the board after taken out of sealed bags without much staging time. 'Bake' mimics the condition where the package is baked after being staged for unknown condition prior to board assembly. The baking process potentially alters the stress state of the package and removes any diffused moisture. MET nine days mimics the condition where the package is being staged in the factory floor for nine days, exposed to 30°C and 60%RH prior to component board assembly process. The typical MSL 3 calls for a maximum seven days of staging, but the work here extended to nine days to take into account any unforeseen circumstances.

These three precondition environments may potentially demonstrate different package warpage behavior and board assembly yield depending on the packaging technology used. Due to uneven samples acquired, some package types listed here were not subjected to all these preconditions.

To read this entire article, which appeared in the July 2016 issue of SMT Magazine, click here.

Share

Print


Suggested Items

The iNEMI 2019 Board Assembly Roadmap

06/01/2020 | Pete Starkey, I-Connect007
iNEMI continues to publish chapters of its 2019 Roadmap and recently presented an overview of its Board Assembly Roadmap Chapter in a webinar prefaced by Grace O’Malley, vice president of global operations. The new chapter is just the latest addition to this global effort from 23 working groups contributing expert input from all aspects of the electronics industry.

Oren Manor on the Siemens-Mentor Integration

11/26/2019 | Real Time with...productronica
In this video interview, part of the productronica coverage, the I-Connect007 team speaks with Oren Manor, director of business development for Siemens, in the Siemens booth. Oren introduces us to the in-booth production equipment that integrates factory automation, motion controls, and MES solutions. He points out that the recent effort to automate SMT lines is now expanding into the areas of final assembly, box build, and manual assembly as well.

Meet Zulki Khan, SMT007 Columnist

10/25/2019 | I-Connect007
Meet Zulki Khan, one of our newest SMT007 columnists! Khan’s columns address new frontiers in upcoming manufacturing techniques, including challenges in the marriage of SMT and microelectronics manufacturing and the critical aspects involved.



Copyright © 2020 I-Connect007. All rights reserved.