SMTA Capital Chapter’s Expo and Tech Forum to be Held on August 30


Reading time ( words)

The SMTA Capital Chapter will be holding its Capital Expo and Tech Forum at Johns Hopkins University/Applied Physics Lab, Kossiakoff Center, 11100 Johns Hopkins Road, Laurel, Maryland 20723, on August 30.

During this year's expo, the Capital Chapter will host technical presentations by re:3D, Kyzen Corporation, Nokia, and MET Stencil. Specific topics include "How 3D Printing Hardware and New Materials are Changing the Face of Manufacturing," "Video Analysis of Solder Paste Release From Stencils," "Implementation of a Collaborative Industrial Consortia Program to Characterize the Thermal Fatigue Reliability of 3rd Generation Pb-Free Solder Alloys," and "An Investigation into the Use of Nano Coated Stencils to Improve Solder Paste Printing with Small Stencil Aperture Area Ratios."

Registration includes a complimentary lunch on the show floor as well as the opportunity to win numerous door prizes.  Registration opens at 8:00 AM and the first technical presentation will start at 9:00 AM.  Exhibits are open from 9:00 AM until 3:00 PM.

To register online to attend or exhibit, visit http://www.smta.org/expos/#capital.

Share

Print


Suggested Items

LPKF on Stencils and Depaneling

02/11/2020 | I-Connect007 Editorial Team
Stephan Schmidt and Mirela Orlowski of LPKF Laser & Electronics North America discuss laser technology in cutting stencils and depaneling circuit boards as a factor in shrinking component sizes and why few people in the industry realize how much of an impact the stencil can have on the manufacturing line.

Clean vs. No-clean: A Generational Difference

12/24/2019 | Barry Matties, I-Connect007
Tom Forsythe, executive VP of KYZEN, discusses what readers should know about cleaning as reliability expectations continue to increase. He also explains what is driving the new interest in cleaning and why engineers from the no-clean generation may not even realize they need to learn more about cleaning.

Practical Verification of Void Reduction Method for BTC Using Exposed Via-in-pad

12/16/2019 | Alfredo Garcia, et al, Sanmina and Nokia
The method explored in this article regards the use of exposed via-in-pad. A dedicated test vehicle was designed for two types of QFN components. The main variables accounted for were the component size, number of exposed vias in the thermal pad, via pitch, via size, and solder paste coverage. The responses sought in this experiment include a thermal pad void level and solder wicking down the via barrel with resulting solder protrusion on the opposite side of the PCB.



Copyright © 2020 I-Connect007. All rights reserved.