-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueBox Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
Reducing Warpage on BGAs During Rework
January 9, 2017 | Bob Wettermann, BEST Inc.Estimated reading time: 3 minutes
One of the challenges associated with BGA rework has to do with effects of device warpage, which can cause undue shorts or opens post rework. The impact of a lead-free rework process, the continuous "thinning" of the BGA package as well as continued turnaround time pressures of rework all have led to increased propensity of this phenomenon to occur. While most of the failures in the rework process can be captured via visual or x-ray inspection, or some escapes in test can occur. For example, head-in-pillow defects can be caused by the process of the ball being “pulled” out of the oriented paste during the reflow profile. Too much warpage can also create stress on the solder ball joints and lead to reliability failures of the packages (Figure 1).
Figure 1: Typical rework profile and the potential impact of warpage at differing points.
Outside of opens and shorts in the reflowed and reworked BGA, there is a widely accepted analytical technique for measuring the degree of warpage. These measurements are made by coating the part with reflective paint and placing a sheet of low expansion quartz glass etched with equally spaced parallel lines parallel to the sample. A beam of light is then directed onto the quartz glass and the lines create a shadow on the top of the BGA package. When the package becomes warped a Moiré pattern is produced by the geometric interference between the lines on the quartz and the shadow of the lines on the surface. These fringe patterns then can be calibrated and are displayed as 3-D topographical part "map". A typical Shadow Moiré warpage output, from a modern measuring instrument, can be seen below (Figure 2). This method tries to emulate the behavior of the package through a thermal cycle.
Figure 2: Shadow Moiré output showing device warpage. (Courtesy: Akrometrix)
The difference among the components in the BGA (silicon die, the molding compound, substrate, etc.) causes thermal stresses due to the thermal expansion mismatch between the various components. A major reason for warping in area array plastic package is this coefficient of thermal expansion (CTE) mismatch. Using low-CTE advanced thermal materials, it is possible to tailor CTE, reducing this problem. Sometimes underfill is used to provide mechanical support and protection for the dieto-package interconnects. This can minimize thermal stress on the die due to CTE mismatch with the substrate materials.
As a result of the higher lead free processing temperatures in rework, device packages, initially constructed for lead bearing solders are subjected to greater thermal stresses and exhibit a greater propensity to warp. Some research has demonstrated that the impact of a higher processing temperature, versus the molding temperature, of the package material is a direct causal link to the amount of device warpage. As the device packaging for lead free products have become more stable, this impact has been lessened through material changes in typical BGA packages.
The thinning of area array packages, due to the increasing demand to make end devices more portable, has brought the average moisture sensitivity of device packages up. This makes devices more susceptible to thermal damage based on a given heat exposure time. The purpose of the MSD standard is to identify the moisture sensitivity level at a fixed reflow temperature. The user can then properly store and handle the devices, avoiding subsequent thermal/mechanical damage, during the assembly reflow attachment and/or repair operations. The thinning of the device bodies has moved them to higher MSD levels and shorter floor life, thereby exacerbating the warpage problem.
JEDEC Standard Qualification Levels
Time-to-market pressure for repair depots, as well as leaner inventories, have caused additional turnaround stress on PCB rework departments. Many times, this time pressure on BGA rework means taking short cuts when using hot air rework systems. Matching nozzle size to the BGA is important in minimizing the part warping during rework. Using too small of a nozzle requires all the heat to pass thru the part and into the solder joint. This can cause large temperature differentials and result in BGA warping.
There are several process conditions which need to be controlled in order that warped device packages do not become a problem. The greatest areas to control include: profile development, MSD controls and solder paste volume adjustments made during printing.
Good reflow profile management, in terms of extending the heating/cooling profiles longer, will minimize the impact of device warpage. Although this will impact throughput. During the cool down process, if you go too slowly, it will create coarse-grained structures in the solder joint. Additionally, the proper control of temperature differential, across the part during reflow by using a multizone bottomside heater, will reduce the warpage impact.
To read this entire article, which appeared in the January 2017 issue of SMT Magazine, click here.
Suggested Items
Taiyo Circuit Automation Installs New DP3500 into Fuba Printed Circuits, Tunisia
04/25/2024 | Taiyo Circuit AutomationTaiyo Circuit Automation is proud to be partnered with Fuba Printed Circuits, Tunisia part of the OneTech Group of companies, a leading printed circuit board manufacturer based out of Bizerte, Tunisia, on their first installation of Taiyo Circuit Automation DP3500 coater.
Vicor Power Orders Hentec Industries/RPS Automation Pulsar Solderability Testing System
04/24/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, is pleased to announce that Vicor Power has finalized the purchase of a Pulsar solderability testing system.
AIM Solder’s Dillon Zhu to Present on Ultraminiature Soldering at SMTA China East
04/22/2024 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce that Dillon Zhu will present on the topic: Ultraminiature Soldering: Techniques, Technologies, and Standards at SMTA China East. This event is being held at the Shanghai World Expo Exhibition & Convention Center from April 24-25.
AIM to Highlight NC259FPA Ultrafine No Clean Solder Paste at SMTA Wisconsin Expo & Tech Forum
04/18/2024 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce its participation in the upcoming SMTA Wisconsin Expo & Tech Forum taking place on May 7 at the Four Points by Sheraton | Milwaukee Airport, in Milwaukee, Wisconsin.
Hentec/RPS Publishes an Essential Guide to Selective Soldering Processing Tech Paper
04/17/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, announces that it has published a technical paper describing the critical process parameters that need to be optimized to ensure optimal results and guarantee the utmost in end-product quality.