The Impact of Vias on PCB Assembly


Reading time ( words)

The continuing trend towards smaller and smaller devices with even more functionality has resulted in a dramatic reduction in the size of components, silicon packages, and the PCBs themselves. Component technologies such as BGAs and CSPs have challenged PCB manufacturing technologies due to the number of input/output connections and tighter and tighter pitches associated with these devices. Don’t forget the costs associated with fabrication.

Via technology—including blind and buried—has been one of the solutions to address the miniaturization and component density challenges in current electronic assemblies. Advantages include improved electrical and thermal performance; increased wiring density; space-saving in PCBs; placement of even more chips and components in PCBs; and finally, smaller PCBs.

I-Connect007Survey_17Nov16.JPG

Source: I-Connect007 Survey

However, vias are not without their own set of challenges. In our recent survey that focused on vias, respondents mentioned challenges such as impedance matching, routing, placement of vias, minimum size limitations, aspect ratio, and the limitations for the PCB manufacturer. One respondent commented: “In-pad vias in thermal pads and regular lands often cause processing issues. If they are tented, trapped residues and ‘popping’ are issues. If they are not tented, solder thieving is an issue. We have also tried using solder mask dams on the pad to prevent thieving with poor results. We also don't want to add more vias than necessary to meet the thermal target. In this case, more is not necessarily better as it may increase voiding at the thermal interface.” He added that more vias increase the drill time at the PCB fabricator side, and may increase cost.

Reliability is also an issue, per our survey. One respondent said that their QA department is concerned that tenting vias leaves contaminants in vias, which can affect the long-term reliability of the PCB assembly. He noted, though, that tenting vias help minimize solder problems, so he always tents vias. Apart from tenting, via filling, mask covering and plating are also challenges when dealing with vias.

To read this entire article, which appeared in the November 2016 issue of SMT Magazine, click here.

Share

Print


Suggested Items

Co-owner Philip Kazmierowicz on New Role as KIC President

05/23/2019 | Nolan Johnson, I-Connect007
KIC is one of the leaders in reflow and thermal process control and smart oven technologies. On March 25, 2019, KIC announced that Philip Kazmierowicz, company co-owner, would take on the position of president. Nolan Johnson took that opportunity to sit down with Kazmierowicz in his Oregon-based R&D lab to discuss KIC's history and his plans for the future of the company.

Impact of Stencil Foil Type on Solder Paste Transfer Efficiency for Laser-cut SMT Stencils (Part 2)

05/08/2019 | Greg Smith, BlueRing Stencils
In the first part of this two-part article, Greg Smith talks about a study wherein a test vehicle was created to show transfer efficiency over a wide array of area ratios. Part 2 discusses the results of the experiment, including discussions of the different SEM results featuring the paste transfer efficiencies of each material, to better understand how the aperture wall surface smoothness compares to SMT stencil performance.

Catching up With Darrel Yarbrough of YES

05/07/2019 | Dan Beaulieu, D.B. Management Group
Yarbrough Electronic Sales (YES) is one of the fastest growing contract manufacturers in the Southwest. As people get to know them better, they are becoming the go-to company in their area. In this interview, long-time industry veteran Darrel Yarbrough, owner of YES, provides a background about the company, its capabilities, and his outlook for the industry.



Copyright © 2019 I-Connect007. All rights reserved.