The Impact of Vias on PCB Assembly


Reading time ( words)

The continuing trend towards smaller and smaller devices with even more functionality has resulted in a dramatic reduction in the size of components, silicon packages, and the PCBs themselves. Component technologies such as BGAs and CSPs have challenged PCB manufacturing technologies due to the number of input/output connections and tighter and tighter pitches associated with these devices. Don’t forget the costs associated with fabrication.

Via technology—including blind and buried—has been one of the solutions to address the miniaturization and component density challenges in current electronic assemblies. Advantages include improved electrical and thermal performance; increased wiring density; space-saving in PCBs; placement of even more chips and components in PCBs; and finally, smaller PCBs.

I-Connect007Survey_17Nov16.JPG

Source: I-Connect007 Survey

However, vias are not without their own set of challenges. In our recent survey that focused on vias, respondents mentioned challenges such as impedance matching, routing, placement of vias, minimum size limitations, aspect ratio, and the limitations for the PCB manufacturer. One respondent commented: “In-pad vias in thermal pads and regular lands often cause processing issues. If they are tented, trapped residues and ‘popping’ are issues. If they are not tented, solder thieving is an issue. We have also tried using solder mask dams on the pad to prevent thieving with poor results. We also don't want to add more vias than necessary to meet the thermal target. In this case, more is not necessarily better as it may increase voiding at the thermal interface.” He added that more vias increase the drill time at the PCB fabricator side, and may increase cost.

Reliability is also an issue, per our survey. One respondent said that their QA department is concerned that tenting vias leaves contaminants in vias, which can affect the long-term reliability of the PCB assembly. He noted, though, that tenting vias help minimize solder problems, so he always tents vias. Apart from tenting, via filling, mask covering and plating are also challenges when dealing with vias.

To read this entire article, which appeared in the November 2016 issue of SMT Magazine, click here.

Share


Suggested Items

Investigating Analytical Tools for Testing Cleanliness with Foresite's Eric Camden

04/19/2018 | Patty Goldman, I-Connect007
At the recent West Penn SMTA Expo, Eric Camden, lead investigator at Foresite Inc., speaks with I-Connect007's Patty Goldman about fluxes and analytical tools for testing cleanliness, and how these impact the reliability of the assembled boards.

Stencil Printing Techniques for Challenging Heterogeneous Assembly Applications

04/16/2018 | Mark Whitmore and Jeff Schake, ASM Assembly Systems
A new generation of near microscopic size SMT chip capacitors has appeared in the market, known as either 0201 or 008004. This article investigates and characterizes the stencil printing process for compatibility with M0201 capacitor assembly. Effects of circuit board quality, stencil thickness, and stencil nano-coating are evaluated against solder paste volume transfer efficiency and raw-volume print distribution.

Why AOI is a Must-have for PCB Assembly

04/05/2018 | Russell Poppe, JJS Manufacturing
AOI has an invaluable role to play in speeding up the process of PCB production, in ensuring extreme precision to catch even the smallest of defects, and in minimizing the potential for time-consuming and costly reworking.



Copyright © 2018 I-Connect007. All rights reserved.