The Impact of Vias on PCB Assembly


Reading time ( words)

The continuing trend towards smaller and smaller devices with even more functionality has resulted in a dramatic reduction in the size of components, silicon packages, and the PCBs themselves. Component technologies such as BGAs and CSPs have challenged PCB manufacturing technologies due to the number of input/output connections and tighter and tighter pitches associated with these devices. Don’t forget the costs associated with fabrication.

Via technology—including blind and buried—has been one of the solutions to address the miniaturization and component density challenges in current electronic assemblies. Advantages include improved electrical and thermal performance; increased wiring density; space-saving in PCBs; placement of even more chips and components in PCBs; and finally, smaller PCBs.

I-Connect007Survey_17Nov16.JPG

Source: I-Connect007 Survey

However, vias are not without their own set of challenges. In our recent survey that focused on vias, respondents mentioned challenges such as impedance matching, routing, placement of vias, minimum size limitations, aspect ratio, and the limitations for the PCB manufacturer. One respondent commented: “In-pad vias in thermal pads and regular lands often cause processing issues. If they are tented, trapped residues and ‘popping’ are issues. If they are not tented, solder thieving is an issue. We have also tried using solder mask dams on the pad to prevent thieving with poor results. We also don't want to add more vias than necessary to meet the thermal target. In this case, more is not necessarily better as it may increase voiding at the thermal interface.” He added that more vias increase the drill time at the PCB fabricator side, and may increase cost.

Reliability is also an issue, per our survey. One respondent said that their QA department is concerned that tenting vias leaves contaminants in vias, which can affect the long-term reliability of the PCB assembly. He noted, though, that tenting vias help minimize solder problems, so he always tents vias. Apart from tenting, via filling, mask covering and plating are also challenges when dealing with vias.

To read this entire article, which appeared in the November 2016 issue of SMT Magazine, click here.

Share


Suggested Items

Tips to Improve Soldering Tip Life and Reduce Cost

10/10/2018 | Thermaltronics
Whether in production, or repair and rework, the cost of soldering iron tips can be easily overlooked, but with today’s requirement for higher temperatures in lead-free solder applications, the consumption of tips has dramatically increased. This fact, combined with changes in tip design to meet the higher thermal load requirements, has also resulted in escalating tip costs, making tip care a high priority.

What SMT Component Shortages Mean for Design and Manufacturing Engineers

09/13/2018 | Russell Poppe, JJS Manufacturing
Much has been written about the increasing shortages of electronic components such as MLCCs, chip resistors and other semiconductor devices. And the manufacturing industry is now seeing price increases and greatly extended lead times. It seems the situation is likely to get rapidly worse rather than better. What can we do? Read on.

RTW NEPCON South China: Mycronic Discusses Industry 4.0

09/12/2018 | Real Time With... NEPCON South China
At the recent NEPCON South China 2018 event in Shenzhen, Clemens Jargon, VP for Global Dispensing and Asia at Mycronic, discusses I-Connect007's Edy Yu the challenges that customers face on their journey towards Industry 4.0, and how Mycronic is addressing these issues. From jet printing to solder paste inspection, to pick-and-place, Jargon talks about their total solutions that aim to help customers take their production to the next level.



Copyright © 2018 I-Connect007. All rights reserved.