SMTA/CALCE Announce Program for Symposium on Counterfeit Parts and Materials


Reading time ( words)

The SMTA and the Center for Advanced Life Cycle Engineering (CALCE) announce the technical program for the Symposium on Counterfeit Parts and Materials this June 27-29, 2017 in College Park, Maryland.

The symposium will commence on Tuesday, June 27 with a keynote presentation by Thomas Sharpe, SMT Corporation, titled “Cloned Devices - How Similar or Different Are Those from Originals.” Sessions on standards and future technologies will feature presentations from Lansdale Semiconductor Inc., Northrop Grumman ES, and Battelle, among others.

Mark Snider, ERAI, will open the second day of the symposium with his keynote presentation “An Overview of Historical Trends Relating to Suspect Counterfeit, Non-Conforming and High Risk Electronic Components.” The subsequent sessions will focus on counterfeits lifecycle, detection related issues, current and future tool and views across the supply chain. Presentations are scheduled from companies including Rochester Electronics, Converge, GIDEP, Applied DNA Sciences, and more.

Thursday, June 29, is dedicated to two full-day workshops on (1) The Implementation Process of SAE 6171 and (2) Use of Component Documentation and Supply Chain for Counterfeit Avoidance.

The information presented at this symposium is valuable to quality and reliability managers, supply chain managers, brand protection specialists, inspectors, marketing and procurement policy makers, contracts and legal management, security specialists and government agencies.

About SMTA

The SMTA membership is an international network of professionals who build skills, share practical experience and develop solutions in electronic assembly technologies, including microsystems, emerging technologies, and related business operations.

For more information click here.

About CALCE

The Center for Advanced Life Cycle Engineering (CALCE), the largest electronic products and systems research center focused on electronics reliability, is dedicated to providing a knowledge and resource base to support the development of competitive electronic components, products and systems.

Share

Print


Suggested Items

LPKF on Stencils and Depaneling

02/11/2020 | I-Connect007 Editorial Team
Stephan Schmidt and Mirela Orlowski of LPKF Laser & Electronics North America discuss laser technology in cutting stencils and depaneling circuit boards as a factor in shrinking component sizes and why few people in the industry realize how much of an impact the stencil can have on the manufacturing line.

Practical Verification of Void Reduction Method for BTC Using Exposed Via-in-pad

12/16/2019 | Alfredo Garcia, et al, Sanmina and Nokia
The method explored in this article regards the use of exposed via-in-pad. A dedicated test vehicle was designed for two types of QFN components. The main variables accounted for were the component size, number of exposed vias in the thermal pad, via pitch, via size, and solder paste coverage. The responses sought in this experiment include a thermal pad void level and solder wicking down the via barrel with resulting solder protrusion on the opposite side of the PCB.

Dispensing EMI Shielding Materials: An Alternative to Sputtering

08/23/2019 | Garrett Wong, Nordson Asymtek and Jinu Choi, Henkel Electronic Materials Llc
Shielding electronic systems against EMI has become a hot topic. Technological advancements toward 5G standards, wireless charging of mobile electronics, in-package antenna integration, and SiP adoption are driving the need to apply more effective EMI shielding and isolation to component packages and larger modules. For conformal shielding, EMI shielding materials for exterior package surfaces have mostly been applied with a PVD process of sputtering, leveraging front-end packaging technologies to back-end packaging applications.



Copyright © 2020 I-Connect007. All rights reserved.