Goepel Extends Availability of ChipVORX to Intel MAX 10 FPGAs


Reading time ( words)

Goepel electronic has extended the availability of ChipVORX model libraries for FPGA of the Intel MAX 10 to support embedded test and embedded programming.

ChipVORX is a technology for universal control of Chip Embedded Instruments via JTAG port. The special ChipVORX models are modular IP (Intellectual Properties), which contain all relevant access information of the target FPGA and are part of a comprehensive IP library. As part of a project development, users can first select the target FPGA and then enable the desired test or programming function. These include Flash programming (for parallel or serial NOR Flash, including FPGA Boot Flash), RAM Access Test, universal frequency measurement and Bit Error Rate Test (BERT). The ChipVORX® technology allows the user to implement the Embedded System Access (ESA).

The Intel MAX 10 FPGAs are based on a 55nm Embedded NOR Flash technology. The FPGAs are delivered in different packages with up to 672 pins. Adaption is possible via the JTAG interface.

By design integrated test electronics no needles or probes are necessary for contacting the UUT. In addition, a mix with non-intrusive methods such as Boundary Scan or Processor Emulation is easily possible on a platform. Application settings for the contents (including the connection between IP and pin) are performed automatically and without FPGA synthesis. Parameters for functions like Bit Error Rate Test and frequency measurement are interactively set via control panels and become operative immediately. The ChipVORX model libraries enable fast system adaption with unified equipment for all testing and programming tasks. Thereby, overall process efficiency is improved, investments are protected and costs are smaller related to external testers.

Share




Suggested Items

Optimizing Test Engineering Practices for High-Mix Electronics Manufacturing

08/15/2022 | Mark Laing, Siemens Digital Industries Software
For PCB and assembly manufacturers, test engineering has become a critical factor in enhancing the profitability of new product introductions (NPIs). Given the trend toward high-mix, low-volume production, the journey from design data to an automated PCB testing program must be quicker and more efficient than ever before. In this article, we will discuss how to optimize the efficiency of the test engineering process in accordance with these new market realities.

Getting Involved Earlier in the Test Process

04/18/2022 | Andy Shaughnessy, I-Connect007
At SMTA Dallas, Andy Shaughnessy stopped by the booth for The Test Connection, to find out from Bert Horner why the company has evolved into spending more time educating and consulting with their customers when it comes to testing new designs.

Automotive Initiatives Make Headway at IPC APEX EXPO

02/25/2022 | Tracy Riggan, IPC
A significant number of automotive activities made notable strides at this year’s IPC APEX EXPO. Several committees dedicated to creating and updating automotive addenda for existing IPC standards, like assembly processes, PCB fabrication, and high-voltage cable, met and were led by companies like Toyota, Bosch, Continental, and Elmatica. Automotive dedicated groups, like the Cold Joining/Press-fit Task Group, also met and discussed inclusions in its next planned revision.



Copyright © 2022 I-Connect007. All rights reserved.