Improving Solder Paste Printing


Reading time ( words)

In my recent conversation with process engineers at an EMS company here in the Philippines, they said one of the critical processes that determine yield in their line is the solder paste printing process. According to them, one of the key reasons for this is the incorrect printer set-up, which results in issues such as insufficient solder or solder bridging. Of the three elements involved in the process—stencil, solder paste, and printer—the stencil is considered one of the major factors affecting the transfer efficiency, accuracy, and consistency, of solder pastes into the pads, especially with the continuing trend towards miniaturization.

Indeed, in our latest survey on solder paste printing, a majority of the respondents highlighted stencils as one of their key challenges. They mentioned the quality of the stencils; getting the right stencils—their stencils are done by a third party; aperture design; and stencil wear, among others, as issues around this part of the process. This is made more challenging because of the finer pitch and spacing in PCB designs. Specific problems in this regard include complete filling of apertures, paste release, and the large range of component types and sizes and the solder paste thickness requirement on the same design.

Other main issues include the accuracy and repeatability of the equipment, and the characteristics of the solder pastes being used.

Which brings me to our topic for this month’s issue of SMT Magazine. Many studies over the years have found that up to 70% of PCB assembly defects come from the solder paste printing operation. In this issue, we look at the critical issues in the solder paste printing process, and how assemblers can address these challenges to help improve their yield and quality.

To read the full version of this article, which appeared in the December 2017 issue of SMT Magazine, click here.

Share

Print


Suggested Items

Clean vs. No-clean: A Generational Difference

12/24/2019 | Barry Matties, I-Connect007
Tom Forsythe, executive VP of KYZEN, discusses what readers should know about cleaning as reliability expectations continue to increase. He also explains what is driving the new interest in cleaning and why engineers from the no-clean generation may not even realize they need to learn more about cleaning.

Practical Verification of Void Reduction Method for BTC Using Exposed Via-in-pad

12/16/2019 | Alfredo Garcia, et al, Sanmina and Nokia
The method explored in this article regards the use of exposed via-in-pad. A dedicated test vehicle was designed for two types of QFN components. The main variables accounted for were the component size, number of exposed vias in the thermal pad, via pitch, via size, and solder paste coverage. The responses sought in this experiment include a thermal pad void level and solder wicking down the via barrel with resulting solder protrusion on the opposite side of the PCB.

Reliability Testing in Automotive and Digital Factories

12/11/2019 | Barry Matties, I-Connect007
Barry Matties spoke with Gen3’s Andrew Naisbitt about what readers should know about SIR and CAF testing, what to consider if you’re thinking of bringing it in-house, and how reliability testing fits into automotive and the digital factory.



Copyright © 2020 I-Connect007. All rights reserved.