Reminder: Call-for-Participation Webinar 1st Level Interconnect Void Characterization Project


Reading time ( words)

Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (micro-voids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.

This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:

  • Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
  • Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly

The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies. 

The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders.  

Call-for-Participation Webinars

If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance — click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).

Session 1 (APAC)

Date: December 12, 2019 

Time: 10:00 a.m. JST (Japan)

          9:00 a.m. CST (China)

          8:00 p.m. EST (U.S.) on Dec. 11

          5:00 p.m. PST (U.S.) on Dec. 11 

Session 2 (Americas and EMEA)

Date: December 12, 2019 

Time: 7:00 a.m. EST (U.S.)

         1:00 p.m. CET (Europe)

         8:00 p.m. CST (China)

         9:00 p.m. JST (Japan)

Share

Print


Suggested Items

The Convergence of 5G and Automotive

01/08/2020 | Barry Matties, I-Connect007
Karthik Vijay is head of the applications engineering team for customers in Europe at Indium Corporation. He spoke with Barry Matties about what EMS or assemblers for automotive should consider, as well as how he thinks 5G will affect the marketplace and manufacturing.

Indium Discusses New Materials and Plans for 2020

12/10/2019 | Real Time with...productronica
Editor Nolan Johnson sits down with Nash and Mackie to discuss Indium’s focus on creating innovative products for the 5G, automotive, semiconductor, and high-reliability segments. Mackie offers a preview of Indium’s plans for 2020 and beyond, including lead-free drop-in sintering materials that can be dispensed and printed more quickly than ever before.

LA/Orange County SMTA Expo and Tech Forum Review

12/09/2019 | Dan Feinberg, Technology Editor, I-Connect007
Dan Feinberg recently attended the LA/Orange County SMTA Expo and Tech Forum, which was held in Long Beach, California. He provides an overview of the activities, from the show floor to the presentations.



Copyright © 2020 I-Connect007. All rights reserved.