The Test Connection: Spreading the Word About DFT

Reading time ( words)

As signal speeds continue to increase and feature sizes decrease, PCB designers are beginning to pay greater attention to test and design for test (DFT) strategies. Bert Horner, president of The Test Connection in Hunt Valley, Maryland, is spearheading this drive to show designers the benefits of a solid DFT plan, as well as the downside of not having a test strategy.

I met with Bert at PCB Carolina, where he was exhibiting and presenting a paper during the conference. We discussed his presentation, as well as why designers need to understand test and DFT issues, and why we need to see the PCB as one small—but very important—part of the entire system.

Andy Shaughnessy: Bert, it’s nice to see you. It’s been a while.

Bert Horner: Thank you for speaking with us today. It’s been a really good show.

Shaughnessy: Yes, it’s packed in here. You just gave a presentation, so why don’t you tell me about your class content and the response you received?

Horner: The Test Connection sees an opportunity to promote test strategy and design for test. As you know, we’re working with I-Connect007, writing a book about testing. I took a subset of that on test strategies for my presentation here today. It whets their taste buds and incorporates a thought pattern on test—starting with the design process. We hope it’s a good starting point for what we will cover in the book on test strategies. Right now, we’re at a point where we can bring that to fruition with some designers. Designers don’t always know what is happening on the back end, so we want to help them get more familiar with test protocols and test solutions and inspection as well.

Shaughnessy: For a lot of designers, test has traditionally been something of an afterthought.

Horner: Yes. We’re trying to encourage the design for test (DFT) with a test strategy that starts as early as the schematic level. We use ASTER TestWay, but Siemens EDA has a similar tool and there is another tool out there as well. Designers are starting to address this. We think they can save money in the long term by spending a little bit of time and money throughout the design process.

Shaughnessy: I heard that one attendee asked a question, and it triggered a long Q&A session.

Horner: Yes, we had a question about in-circuit test and boundary scan being done at the same time, which started a snowball of questions, and it was a lot of exciting conversations. It wasn’t just me and the audience, but audience member to audience member. It’s fun to be involved in those kinds of presentations, and I could see that there was a demand for DFT and test strategies among designers.

Shaughnessy: It sounds like there’s a definite thirst for knowledge about test.

Horner: It’s time, and we’re here to quench that thirst. They’re seeing that DFT can save them time and effort, and the exposure of lost revenue and the fear of being known in the industry for shipping a bad product goes a long way.

Shaughnessy: Right. A lot of people just looked at it as test. It wasn’t seen as a value add because it’s not necessarily making the board “better,” but you’ve got to look at it from a big picture perspective.

Horner: Yes, that’s right. The board is only a component of the whole system, and if you don’t build that component, you run the risk of not having a working unit.

Shaughnessy: How has your year been going at Test Connection?

Horner: For Test Connection, 2022 has been a very good year for us. We continue to see growth. We do see the supply chain challenges, but we’re able to navigate through this and be able to offer a test solution in a timely fashion.

Shaughnessy: Great. Anything else you want to add?

Horner: The economy is always in question, but the industry as a whole is undergoing a bit of a renaissance, as we hope some of the technology comes back to North America. We’re positioned to help support that need.

Shaughnessy: All right. Good talking to you.

Horner: You too, Andy.


Suggested Items

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

01/20/2023 | Andy Shaughnessy, Design007 Magazine
We’re in the middle of show season, and it certainly “shows.” Thank you very much. I’m here all week. Don’t forget to tip your wait staff. This week, we published a variety of articles, columns, and news items, and much of it centered on trade shows. Technical Editor Dan Feinberg brings us a report from CES 2023. IPC announced the winners of the Best Technical Paper awards for IPC APEX EXPO 2023. And we have an interview with Altium’s Rea Callender about the company’s educational efforts at APEX and around the globe.

Altium Focuses on Design Education

01/16/2023 | I-Connect007 Editorial Team
Altium keeps its eyes on the designers of the future. The company has been working with colleges and universities for years, providing free seats of Altium Designer for the next generation of PCB designers and design engineers. At IPC APEX EXPO 2023, Altium will be providing software for the finalists in the IPC Design Competition just as it did last year. They offer a variety of other educational programs as well, including Upverter classes and a design competition that aims to address environmental change. Here, Rea Callender, Altium’s VP of education, discusses its educational programs and plans for the week of the show.

The Battle of the Boards

01/12/2023 | Patrick Crawford, IPC
Last year, IPC held its first-ever design competition at IPC APEX EXPO in San Diego. PCB designers from around the world competed in a series of heats during the months before the show, culminating in a showdown on the show floor between the top three finalists. Rafal Przeslawski, now with AMD, took home the top prize last year. This year, the competition is back for its sophomore year. I asked Patrick Crawford, manager of design standards and related programs for IPC, to “layout” the details on the design contest, including lessons learned in 2022 and what’s new for the 2023 competition.

Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.