-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueBox Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
The Test Connection: Spreading the Word About DFT
December 7, 2022 | Andy Shaughnessy, PCB Design007Estimated reading time: 3 minutes
As signal speeds continue to increase and feature sizes decrease, PCB designers are beginning to pay greater attention to test and design for test (DFT) strategies. Bert Horner, president of The Test Connection in Hunt Valley, Maryland, is spearheading this drive to show designers the benefits of a solid DFT plan, as well as the downside of not having a test strategy.
I met with Bert at PCB Carolina, where he was exhibiting and presenting a paper during the conference. We discussed his presentation, as well as why designers need to understand test and DFT issues, and why we need to see the PCB as one small—but very important—part of the entire system.
Andy Shaughnessy: Bert, it’s nice to see you. It’s been a while.
Bert Horner: Thank you for speaking with us today. It’s been a really good show.
Shaughnessy: Yes, it’s packed in here. You just gave a presentation, so why don’t you tell me about your class content and the response you received?
Horner: The Test Connection sees an opportunity to promote test strategy and design for test. As you know, we’re working with I-Connect007, writing a book about testing. I took a subset of that on test strategies for my presentation here today. It whets their taste buds and incorporates a thought pattern on test—starting with the design process. We hope it’s a good starting point for what we will cover in the book on test strategies. Right now, we’re at a point where we can bring that to fruition with some designers. Designers don’t always know what is happening on the back end, so we want to help them get more familiar with test protocols and test solutions and inspection as well.
Shaughnessy: For a lot of designers, test has traditionally been something of an afterthought.
Horner: Yes. We’re trying to encourage the design for test (DFT) with a test strategy that starts as early as the schematic level. We use ASTER TestWay, but Siemens EDA has a similar tool and there is another tool out there as well. Designers are starting to address this. We think they can save money in the long term by spending a little bit of time and money throughout the design process.
Shaughnessy: I heard that one attendee asked a question, and it triggered a long Q&A session.
Horner: Yes, we had a question about in-circuit test and boundary scan being done at the same time, which started a snowball of questions, and it was a lot of exciting conversations. It wasn’t just me and the audience, but audience member to audience member. It’s fun to be involved in those kinds of presentations, and I could see that there was a demand for DFT and test strategies among designers.
Shaughnessy: It sounds like there’s a definite thirst for knowledge about test.
Horner: It’s time, and we’re here to quench that thirst. They’re seeing that DFT can save them time and effort, and the exposure of lost revenue and the fear of being known in the industry for shipping a bad product goes a long way.
Shaughnessy: Right. A lot of people just looked at it as test. It wasn’t seen as a value add because it’s not necessarily making the board “better,” but you’ve got to look at it from a big picture perspective.
Horner: Yes, that’s right. The board is only a component of the whole system, and if you don’t build that component, you run the risk of not having a working unit.
Shaughnessy: How has your year been going at Test Connection?
Horner: For Test Connection, 2022 has been a very good year for us. We continue to see growth. We do see the supply chain challenges, but we’re able to navigate through this and be able to offer a test solution in a timely fashion.
Shaughnessy: Great. Anything else you want to add?
Horner: The economy is always in question, but the industry as a whole is undergoing a bit of a renaissance, as we hope some of the technology comes back to North America. We’re positioned to help support that need.
Shaughnessy: All right. Good talking to you.
Horner: You too, Andy.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.