Goodbye to Trial and Error?


Reading time ( words)

All the time you spend at the production line for trial-and-error runs, just to get your production board right, takes away from your real production time. It comes on top of the time spent for trial and error at the screenprinter, and any other equipment in the line. All this can take an hour or more for each production board but, with all the tools now available, it can easily be significantly reduced. In addition, though, there are time-consuming actions (like loading all the feeders) to get right before the first error-free board comes out of the machine.

So, how do you minimize the whole trial-and-error process to ensure that, when a program starts up and feeders and toolbits are already on the system, the first board coming out of the machine is immediately good?

A perfect first board would mean that the correct components were all picked from the correct feeder and placed on the correct location at the correct placement angle. Guaranteeing this means ensuring that all the many pre-defined variables are correct: enough paste, exact board positioning, precise artwork, correct components picked by the correct toolbits and placed exactly. The more variables that are incorrect, the longer the ramp-up will take. The more programs each shift that require correcting, the shorter your effective production time and thus fewer boards produced. And during ramp-up, it’s better that the system stops to signal a fault than finding it out at the end during board test. It also helps save ramp-up time if all components are actually picked to get the program started immediately without false starts.

Read the full column here.


Editor's Note: This column originally appeared in the January 2014 issue of SMT Magazine.

Share

Print


Suggested Items

LPKF on Stencils and Depaneling

02/11/2020 | I-Connect007 Editorial Team
Stephan Schmidt and Mirela Orlowski of LPKF Laser & Electronics North America discuss laser technology in cutting stencils and depaneling circuit boards as a factor in shrinking component sizes and why few people in the industry realize how much of an impact the stencil can have on the manufacturing line.

Practical Verification of Void Reduction Method for BTC Using Exposed Via-in-pad

12/16/2019 | Alfredo Garcia, et al, Sanmina and Nokia
The method explored in this article regards the use of exposed via-in-pad. A dedicated test vehicle was designed for two types of QFN components. The main variables accounted for were the component size, number of exposed vias in the thermal pad, via pitch, via size, and solder paste coverage. The responses sought in this experiment include a thermal pad void level and solder wicking down the via barrel with resulting solder protrusion on the opposite side of the PCB.

Dispensing EMI Shielding Materials: An Alternative to Sputtering

08/23/2019 | Garrett Wong, Nordson Asymtek and Jinu Choi, Henkel Electronic Materials Llc
Shielding electronic systems against EMI has become a hot topic. Technological advancements toward 5G standards, wireless charging of mobile electronics, in-package antenna integration, and SiP adoption are driving the need to apply more effective EMI shielding and isolation to component packages and larger modules. For conformal shielding, EMI shielding materials for exterior package surfaces have mostly been applied with a PVD process of sputtering, leveraging front-end packaging technologies to back-end packaging applications.



Copyright © 2020 I-Connect007. All rights reserved.