Design for Test in the U.S. Market

Reading time ( words)

With most high-volume printed circuit assembly being sent outside the United States, we have a unique challenge for testing the lower volume/high turnover assemblies domestically. However, with a little planning and the right contract manufacturer (CM), test does not need to be an issue.

Here is the challenge: The U.S. market mainly is comprised of higher technology/lower production quantity assemblies. In many cases, incircuit bed of nails testing is not an option due to development time and cost, not to mention the difficulty associated with finding a place for 30–40 mil test points. These same test points also create significant EMI concerns for most electrical engineers. The challenge is to find a way to thoroughly test a fully populated circuit in a timely, cost-effective way, without compromising signal integrity.

Depending on the technology, the challenge can be as simple as making minor design changes, which actually can happen at the Ger ber level versus requiring a significant revision to the board in question. First let’s conquer the simple. For analog, RF, and lower technology digital boards, the approach is the simplest. Typically, straightforward flying probe test is the answer. The better EMS companies use a dual-sided flying probe tester as shown in Figure 1. For this test approach, the test engineer simply asks that the vias not be covered with soldermask, which can be a simple change handled at the CAM/Gerber level. Because flying probe testers can generally test a via with a 20 mil pad and a 10 mil hole, the holes do not need to be plated shut. Depending on the test coverage, the test department may recommend adding vias, assuming the design can handle it from an electrical perspective.

Read the full article here.


Editor’s Note: This article originally appeared in the March 2016 issue of The PCB Magazine.



Suggested Items

The Test Connection Focusing on Services

03/22/2021 | Real Time with...IPC
Bert Horner, president of The Test Connection, explains why he highlighted the company's test services during IPC APEX EXPO. He also discusses some of the lessons the company learned during the pandemic.

EIPC Technical Snapshot: Cleanliness

03/01/2021 | Pete Starkey, I-Connect007
John Ling’s invitation to the fifth in EIPC’s series of Technical Snapshots was as droll as we have come to expect: “In these confined days of lockdown, and exhortations to stay at home and only go out for exercise, this only exercises the natural inclination to hop on a ‘plane to some sunshine.’ Although not the same as Factor 20, one of our webinars gives a high degree of protection from harmful ignorance, and you do not have to go out in the cold.”

Chapter 1 Excerpt: The Printed Circuit Assembler’s Guide to Process Validation

12/31/2020 | Graham Naisbitt, Gen3 Systems
The original principle underlying the IPC’s ionic cleanliness requirement was that the mobility of surface ions, detectable from SIR measurements, would correlate to a maximum value of detectable ionic elements permissible on the circuit surface. The industry required a test that was both fast and accurate for process control. Thus, a simplified ion chromatograph that was able to detect ionic elements without differentiation was created.

Copyright © 2021 I-Connect007. All rights reserved.